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1.  Summary 
This final project treats an application of Predictive Control to a three levels inverter with a 
Neutral Point Clamped topology. 
Load and converter models are used to predict current behaviour, and thereby select the 
most appropriate actuation following an arbitrary control criteria. Predictive control is a very 
wide concept and different control methods have been presented under this name. 
The  implementation  of  the  control  was  carried  out  on  an  experimental  platform  used  in 
previous  projects  present  in  the  laboratories  of  the  Grup  de  Recerca  en  Elèctronica  de 
Potència in the UPC ETSEIB, Polytechnic University of Catalonia. This consists of two three-
level converter with Neutral-Point Clamped topology in a back-to-back configuration, where 
only the inverter stage is used in this project, along with the equipment necessary for the 
control of the converter and for monitoring the desired electrical signals. 
The main objective is to implement the control, first in a PC simulation and after in the real 
platform. 
The project is divided into the following parts. Initially has been implemented a model of the 
system in a PC, performing simulations in different conditions. Aiming at the final realization 
of experimental tests, the model has been adapted to the platform. Finally, experimental 
tests  have  been  performed,  allowing  to  compare  the  theoretical  behaviour  with  the  real 
behaviour. Pag. 4     
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1.  Glossary 
 
C1, C2 →  DC Bus Capacitors 
AC  →  Alternative Current 
DC  →  Direct current 
DEE  →  Departament d’Electrònica de Potència. 
DSP  →  Digital Signal Processor  
I/O  →  Input/Output 
FPGA  →  Field-Programable Gate Array 
GREP  →  Grup de Recerca en Electrònica de Potència 
IGBT  →  Insulated Gate Bipolar Transistor 
ISA  →  Industry Standard Architecture  
NPC  →  Neutral Point Clamped 
PPC  →  PowerPC 
SRAM →  Static Random Access Memory  
FSC  →  Finite Control Set  
MPC  →  Model Predictive Control  
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2.  Preface 
2.2.  Project Origin 
This project is part of the research conducted by the Research Group on Power Electronics 
(GREP)  within  the  Department  of  Electronic  Engineering  (DEE)  and  focusing  on  the 
application of power electronic converters and multilevel converters, especially in renewable 
energies (mainly wind power and solar energy). 
This project originates from the need to expand knowledge in a recent type of control that 
allows to use in a better way the possibilities offered by the development of powerful and fast 
microprocessors, looking specifically to improve the quality of electrical power obtained from 
high power generators. 
 
 
 
 Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 13 
3.  Introduction 
3.1.  Project Objective 
The main objective for this project is to apply a Predictive Control algorithm to a three-level 
NPC converter, in a way to achieve a required voltage at the output of this. 
3.2.  Project Scope 
The following points define in more detail the scope of this project: 
•  Creation  and  simulation  of  a  model  for  the  application  of  the  Predictive  Control 
algorithm to a converter. 
•  Implementation of the model on a real platform. 
•  Compare experimental results with simulation results. Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 15 
4.  System Description 
4.1.  Full System 
The equipment that has been used to obtain the experimental results of this project 
represent a part of a wind emulation platform, with a power converter of four quadrants.  
This equipment has been used to develop several final projects and to experimentally test 
the results of research carried out in the GREP. 
In Fig. 4.1. one can see what are the elements that constitute the wind emulation platform. 
Items (3) and (4) are not used in this project (their function is to generate electricity with a 
synchronous generator (4), from the driving force created by the permanent magnet motor 
(4), controlled by the back-to-back commercial inverter Simovert (3)). 
 
 
Fig. 4.1: Laboratory Equipment 
Item (1) in Fig.4.1 is the converter cabinet and item (2) is the PC control center. These two 
elements are the equipment used for the realization of the experimental tests described in 
this project. 
 
The cabinet of the converter (Fig. 4.2.), contains a four-quadrant back-to-back converter, 
built in previous final projects [1] and [2]. For this project, we have used only one of two 
converters that form the back-to-back configuration, specifically the one at the bottom. 
This was not chosen for any particular reason, either of them can operate as rectifier or 
inverter. 
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Fig. 4.2: Converter Cabinet 
 
 
In the current configuration, the converter becomes a two quadrants inverter able to 
deliver active and limited reactive power, thanks to capacitors of DC bus. Fig. 4.3 shows a 
diagram specifying the relationships between different subsystems used in the project.  
 
The system control center is the PC. With this and the right software, it is possible to 
program the different subsystems involved in the control. In addition, there is a new user 
interface with which it is possible to modify in real time parameters and monitor signals of 
the inverter. 
 
 
 
 
 
1-  Top Inverter 
2-  Bottom Inverter 
3-  Top  DC  link 
capacitors 
4-  Bottom  DC  link 
capacitors 
5-  Control circuit 
6-  Digital 
Connections 
Board + FPGA 
7-  Analogic 
Sensors Board Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 17 
4.2.  Converter Cabinet 
In the cabinet are housed all the specific components for the power transmission and for the 
control of the inverter, in addition to protection circuits, start button and emergency stop, and 
connectors to the outside. 
4.2.1.  3 Level Converter 
Each of the two inverters is composed of 12 IGBT, Semikron SKM 100 GB/GAL/RAG. To 
control them 12 drivers are used, one for each IGBT, Semikron SKHI 10. The IGBTs are 
mounted on heat sinks, and user can select natural or forced by fans cooling. 
 
Fig. 4.3: Entire System Diagram 
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4.2.1.1.  Topology - Three-phase DC/AC three level converters 
In Figure 4.4 you can see the model used: 
 
Fig. 4.4:  Three phase DC/AC three level converter 
The three-level converter topology used in this project is called Neutral-Point Clamped (NPC) 
and, although there are other topologies intended for very specific applications, it is the most 
important for the application of the predictive control. 
As  shown  in  Figure  4.4,  the  three-level  converter  doubles  the  number  of  switches 
(transistors)  in  every  branch  in  respect  to  two-level  converter.  This  brings  the  following 
advantages: 
-  Using the same transistors and keeping the power it is possible to double the working 
voltage of the DC source, meanwhile reducing the current through the converter, and 
extending the useful life of the components. 
-  By keeping constant DC voltage, the transistors blocking voltage is reduced by a half, 
thus making it possible to reduce its size. 
These advantages have positive effects on energy production: they help maintaining 
the  existing  power  facilities,  meanwhile  reducing  the  costs  because  of  the  size 
reduction of components used.  
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For the description of the functionality of the converter, it is necessary to define the changing 
fuction Sxy: 
Sxy =
1, if phase x is connected to y
0, on the other side
!
"
#
$
%
&
            (4.1) 
with 
x ! a,b,c { }
y ! p,o,n { }
 
Restrictions are needed, to avoid short-circuit conditions between p and n (eq. 4.2), or the 
condition of a floating phase (eq. 4.3), in which there is no a connection to one of the 3 levels 
of voltage. 
Sxp +Sxo +Sxn !1                  (4.2) 
Sxp +Sxo +Sxn > 0                  (4.3) 
The system consisting of the last two equations becomes: 
Sxp +Sxo +Sxn =1                  (4.4) 
Looking on (4.1), possible combinations are 3
3. And by relating restrictions with possible 
configurations of the system show in Fig. 4.4 we obtain: 
Sxp = Sj !Sjj
Sxo = Sjj !Skk
Sxn = Sk !Skk
"
#
$
%
$
&
'
$
(
$
                  (4.5) 
with 
x ! a,b,c { }
j ! 1,3,5 { }
k ! 2,4,6 { }
 
It is necessary note that equations are valid for equivalent phases, meaning: 
x = a! j =1,k = 2
x = b! j =3,k = 4
x =c! j = 5,k = 6
                  (4.6) 
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4.2.2.  Altera UP2 Board (FPGA) 
The UP2 board (Fig. 4.5) is a printed circuit board incorporates two integrated circuits that 
develop functions of a programmable logic device. The board is produced by Altera and is 
designed for academic use. 
 
Fig. 4.5:  Altera FPGA UP2 Board 
Being a programmable logic device, it can be programmed by the user to perform any kind of 
desired function, restricted to a digital level, due to the fact that this board does not have 
analogic inputs or A/D converters.  
This  board  is  responsible  for  post-processing  signals  received  from  the  DSpace,  which 
control the activation of IGBTs by their corresponding drivers. 
4.2.2.1.  Hardware 
The UP2 board incorporates two programmable devices, the EPM7128S of the family MAX 
(PLD), and the EPF10K70 of the family FLEX10K (FPGA), commanded by a 25,125 MHz 
clock signal. 
Due  to  the  fact  that  the  functions  carried  out  with  the  UP2  board  do  not  require  much 
computing  power,  only  one  of  two  integrated  circuits  of  the  FPGA  is  used,  specifically 
EPF10K70. 
The EPF10K70 is based on SRAM technology, 240-pin package and contains 70,000 logic 
gates, 3744 Logic Element, LE, and 9 Embedded Array Block, EAB.  
Because of the SRAM FPGA technology, this must be reprogrammed every time the board 
power is interrupted. Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 21 
The programming of the devices is done via a JTAG connector that plugs into the parallel 
port of the PC. 
4.2.2.2.  Software 
The MAX PLUS II Baseline v10.2 software was used for the design of combinational and 
sequential  circuits  (prepared  in  a  modular  and  hierarchical  structures)  that  define  the 
operation  functioning  of  the  FPGA.  To  program  the  device  it  is  possible  to  use  different 
schematic or hardware description languages, such as the VHDL. 
 
4.2.3.  Digital Connections Board 
The  digital  connections  board,  designed  and  modified  in  previous  projects,  allows  
communications between DSpace, FPGA and IGBT drivers. 
The details of these connections are: 
• DSpace → FPGA: signals that indicate at which level of voltage each branch needs to be 
connected at that time are sent. Also control signals related to the on-off command of the 
converter and the value of the blanking time are transmitted. 
• FPGA → DSpace: signal error related to malfunctioning of IGBT or drivers, or an incorrect 
previously data shipment. 
• FPGA → IGBT Drivers: Switching Signals for all IGBT. 
• IGBT Drivers → FPGA: Signal error related to malfunctioning of the driver or IGBTs. 
This board is connected to two +15 V power supplies NPL65 from Artesyn Technologies, that 
power on drivers. Also a +5V voltage is extracted using a voltage regulator circuit, for supply 
of TTL buffers that adapt signals sent to drivers. 
 
 
4.3.  Control Center (PC) 
A generic PC running on Pentium II 300 MHz and Windows 98 is used. The system has not 
been updated (it has over 10 years) because of dSpace interface is an ISA bus (Industry 
Standard Architecture), and motherboards with this type of bus are no longer manufactured. Pag. 22     
4.3.1.  dSpace 
dSpace board (Fig. 5.8.) is a printed circuit controlled by a PowerPC (PPC), fits inside the PC 
(using an ISA bus) that performs the calculation functions of the system. 
4.3.1.1.  Hardware 
dSpace  board  used  (DS1103)  contains  two  DSP  (Digital  Signal  Processor)  with  a 
master/slave configuration. For the master function is used a 604e PowerPC, and for slave 
function a Texas Instruments TMS320F240. 
Fig. 4.6 shows a block diagram of the internal structure and peripherals of dSpace 1103. As 
it can be seen, it has a lot of input/output and internal functions, but for this project only 
Digital I/O of Master PPC, and Interruptions I/O will be used. 
 
Fig. 4.6:  Block Diagram that describes Internal Structure of dSpace Board 1103 
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4.3.1.2.  Software 
We can divide the software involved in the dSpace programming and real-time operations 
into three groups, each of them with a specific role. 
•  MATLAB-Simulink:  this  high-level  programming  software  allows  create  programs 
using  intuitive  block  diagrams  (Simulink)  and  a  simplified  code.  In  addition,  it  is 
possible to simulate the performance of a model based on the inverter, thus allowing 
study  the  behaviour  of  this  and  adjust  the  control  parameters,  before  the 
experimental  tests.  There  are  also  a  lot  of  built-in  functions  (Toolboxes  and 
Blocksets) that simplify programming. 
•  Real-Time  Workshop:  built-in  MATLAB  compiler,  which  convert  the  program 
implemented in Simulink to C code, compatible with DSpace. To run it, it is used the 
Build function, accessible from the menu bar of Simulink. 
•  Control Desk:  software that enables the design of interfaces for the user, using text 
boxes, graphics, indicators, etc. It is used for real-time monitoring of several variables 
of the control program running on the dSpace. It also allows the user to interactively 
modify different control variables, without re-programming the control card. 
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5.  Predictive Control Description 
5.1.  Introduction 
Current control of a three-phase converter is one of the most important and classical subjects 
in  power  electronics  and  it  has  been  extensively  studied  in  the  last  decades.  Nonlinear 
methods,  like  hysteresis  control  and  linear  methods,  like  proportional-integral  controllers 
using pulse width modulation (PWM) are well documented in literature [6]. 
Predictive control is a control theory that was developed at the end of the 1970s. Variants of 
this type of control strategy have found application in power converters. Predictive control 
has been used in current control, drives, power factor correction, and active filters. All of 
these  applications  consider  linear  models  and  use  modulation  techniques  for  voltage 
generation.  As  classic  solutions,  the  basic  idea  under  these  methods  is  to  consider  the 
converter as a linear system instead of taking advantage of the discrete nature of the inverter 
and its control processor.  
Behind the simple expression “predictive control” there is a very wide variety of different 
control methods, and a lot of applications have been presented under this name. Since the 
inverter has only a finite number of switching elements, the number of possible switching 
states is limited as well. For each of these switching states an equivalent circuit of the drive 
system without switching elements can be defined. Therefore the behaviour of inverter can 
be calculated separately and in advance for each of the switching states. Comparing the 
results of the calculation with the desired behaviour of the system, the optimal switching state 
of the inverter can be derived. A comparison between the precalculated and the real values 
at  the  end  of  the  switching  cycle  allows  the  correction  of  model  errors.  Than  the  next 
switching state will be calculated using the corrected values. 
One advantage of predictive control is the possibility to include nonlinearities of the system in 
the  predictive  model,  and  hence  calculate  the  behaviour  of  the  variables  for  different 
conduction states. This property was exploited in an earlier study reference, where predictive 
control  was  used  to  minimize  switching  frequency  for  high-power  inverters.  Also,  this 
property of predictive control is used to evaluate the behaviour of the current error for each 
switching state in a single-phase active filter [4]. 
A conceptually different approach is presented to control a matrix converter. The model of 
the system is used to predict the behaviour of the load and input current for each different 
switching state of the matrix converter. The switching state that minimizes a cost function is Pag. 26     
selected. This method demonstrates that the use of predictive control can avoid the use of 
complex modulation techniques. 
This project presents this method applied to a three-phase NPC inverter. 
5.2.  Description of Predictive Current Control 
5.2.1.  Operating Principle 
The power converter or drive control problem can be defined as the determination of an 
appropriate control action S(t) (usually the gate signals of the converter) that will drive a 
generic system variable x(t) as close as possible to a desired reference value x*(t). Consider 
the qualitative behaviour of x(t) and its regularly sampled value x(tk ) with sampling period TS 
for  a  system  with  a  finite  number  of  control  actions  n,  as  shown  in  Fig.5.1,  where 
measurements, computations, and control actions are performed instantly (ideal case) [7].  
 
Fig. 5.1: FCS-MPC operating principle. Ideal theoretical case. [7] 
Since the possible control actions are finite: Si, with i=1,...,n, they can be evaluated together 
with the measured value x(tk), based on a prediction function fP, to predict all the possible 
system transitions xpi(tk+1)= fP{x(tk),Si}, for i=1,...,n. This prediction function is directly derived 
from the discrete model and parameters of the system. To determine which of the control 
actions has to be selected, a decision or cost function fg can be defined, usually dependent 
on the desired reference value and the predictions gi =fg{x*(tk+1), xpi(tk+1)}, for i=1,...,n. Note 
that the   future reference value is needed x*(tk+1), which can be assumed to be equal to the 
actual value x*(tk), since TS is sufficiently small compared with the dynamic behaviour of the 
system, and thus, the reference can be considered constant over TS. If needed, the future 
reference value x*(tk+1), can be estimated via appropriate extrapolation methods.  Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 27 
A  typical  example  for  fg  would  be  the  absolute  error  between  the  predictions  and  the 
reference  gi = x
*(tk+1)! xpi(tk+1) . The evaluation of the cost function with corresponding to the 
n predictions will lead to n different costs. Naturally, the control action leading to the minimum 
cost (min{gi}, for i=1,...,n) is selected to control the system. 
Based on the example shown in Fig.5.1, the predicted value xp3(tk+1) is the closest to the 
reference x*(tk+1); hence, S3 is selected and applied at t = tk. Following the same criterion, S2 
is selected and applied at t = tk+1. However, the ideal theoretical case in which the variables 
can be measured, predicted, and controlled instantaneously in t = tk is not possible in real-
time applications. Nevertheless, this problem can be overcome if a two-step-ahead prediction 
is considered, as shown in Fig.5.2, in which the control action to be applied to the following 
sample time S(tk+1) is determined. This way, a complete sampling period TS is available to 
perform the algorithm. Naturally, the sampling period TS has to be greater than the sum of the 
measurement, computation, and actuation times.  
 
Fig. 5.2: FCS-MPC operating principle. Possible implementation case. [7] 
It  is  worth  mentioning  that  this  control  method  is  not  limited  to  a  single  variable;  on  the 
contrary,  multiple  variables,  system  constraints,  perturbations,  saturations,  and,  basically, 
every characteristic that can be mathematically modelled and measured can be included in 
the predictive model and cost function. This is the basis of the great flexibility and control 
potential that can be achieved with FCS-MPC (Finite Control Set Model Predictive Control). 
Moreover, the fact that power converters have a reduced and limited number of switching 
states  (or  control  set-ups)  makes  this  method  feasible  to  be  implemented  by  means  of 
present-day available microprocessing resources. Since only a discrete model of the system 
is necessary, rather than approximated linear models together with control system design 
theory and modulation algorithms, simpler and more direct design and implementation of the 
controller can be achieved. 
In  this  project  only  the  one-step  prediction  will  be  implemented,  and  the  two-step-ahead 
prediction will be left for future development. Pag. 28     
5.2.2.  Control Strategy 
The proposed predictive control strategy is based on the fact that a static power converter 
can generate only a finite number of possible switching states and that models of the system 
can  be  used  to  predict  the  behaviour  of  the  variables  for  each  switching  state.  For  the 
selection  of  the  appropriate  switching  state  to  be  applied,  a  selection  criterion  must  be 
defined. This selection criterion is expressed as a cost function that will be evaluated for the 
predicted values of the variables to be controlled. Prediction of the future value of these 
variables is calculated for each possible switching state. The switching state that minimizes 
the cost function is selected. 
This control strategy can be summarized in the following steps [4]: 
•  Define a quality function g; 
•  Build a model of the converter and its possible switching states; 
•  Build a model of the load for prediction. 
A  discrete-time  model  of  the  load  is  needed  to  predict  the  behaviour  of  the  variables 
evaluated by the quality function, i.e., the load currents. 
A block diagram of the predictive control strategy applied to the current control for a three-
phase inverter is shown in next figure.  
 
Fig. 5.3: Predictive current control method. 
 
The current control is performed according to the following steps. 
1) The value of the reference current  is obtained (from an outer control loop), and the load 
current is measured. Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 29 
2) The model of the system (block 1) is used to predict the value of the load current in the 
next sampling interval for each of the different voltage vectors.  
3) The cost function evaluates the error between reference and predicted currents in the next 
sampling interval. The voltage that minimizes the current error is selected and applied to the 
load (block 2). 
5.2.3.  Model of the System 
 
Fig. 5.4: Circuit of a three-phase NPC inverter connected to a resistive–inductive-
active load. [5] 
Fig. 5.1 shows a model of the system. It includes a three-phase three-level inverter and a 
resistive–inductive–active load. The reason for using this load is because it represents one of 
the most common applications for this kind of converter, an induction machine. Also, with this 
model, it is possible to evaluate a wide range of applications, including passive loads and 
grid-connected converters. The source of the reference current will depend on the specific 
application. For example, for field-oriented control of an induction machine, the reference 
current is generated by speed and flux controllers. 
The converter applies to the load 19 voltage vectors, which are generated from 27 switching 
states, as presented in Fig. 5.2. Pag. 30     
 
Fig. 5.5: Possible voltage vectors and switching states generated by a three-level 
invertir [5] 
The center of an MPC algorithm is the model of the plant for which predictions are obtained. 
In this case, it corresponds to the equation of a three-phase resistive–inductive–active load, 
which fulfils [5]: 
L
di(t)
dt
= v(t)!Ri(t)!e(t)
        (5.1)
 
where R and L are the load resistance and inductance, respectively, v is the voltage vector 
generated by the inverter, e is the electromotive force (EMF) of the load, and i is the load 
current vector. These vectors are defined as: 
v =
2
3
(Va0 +aVb0 +a
2Vc0)
i =
2
3
(ia +aib +a
2ic)
e =
2
3
(ea +aeb +a
2ec)
            (5.2,3,4)
 
where a =e
j(2!/3). 
Upon assuming as sampling period Ts, the derivative form di(t)/dt can be approximated by 
di(t)
dt
!
i(k)"i(k"1)
TS
          (5.5) Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 31 
Replacing (5.5) in (5.2) and shifting the discrete time one step forward, the relation between 
the discrete-time variables can be described as. 
i(k+1)=
TS
RTS +L
L
TS
i(k)+v(k+1)!e(k+1)
"
#
$
%
&
'     (5.6) 
Equation (5.6) is used to obtain predictions for the future value of the load current i(k+1), 
considering all possible voltage vectors v generated by the inverter and measured current at 
the kth sampling interval.  
The control strategy also uses an estimation of the future reference current. Depending on 
the sampling time applied and the computational constrains, the estimation can be obtained 
by a second-order extrapolation given by 
i
*(k+1)=3i
*(k)!3i
*(k!1)+i
*(k!2)         (5.7) 
or, for a sufficiently small sampling time and also to save computational efforts, it is possible 
to consider i
*(k+1) ≈ i
*(k); thus, no extrapolation is necessary. 
The current prediction in (5.6) also requires an estimation of the future load back electro 
magnetic force (EMF) e(k+1). That value, which is analogue to the future reference current 
case, can be estimated using a second-order extrapolation from present and past values or 
assuming e(k+1)≈ e(k). As mentioned, that will depend basically on the sampling time and 
the platform used for implementation. In this project e(k+1)≈ e(k) is used. 
Finally, each capacitor from the DC link satisfies the following dynamic equation: 
Vc(k+1)=Vc(k)+
1
C
ic(k)TS           (5.9) 
where ic(k) is the current through the capacitor, vc(k) is its voltage, and C is the capacitance. 
Currents through the capacitors are obtained based on the load currents and the present 
switching state; thus, no additional measurements are needed. Using (5.9), it is possible to 
obtain predictions for the future value of the capacitor’s voltage based on its present current 
and voltage. 
 
 
 Pag. 32     
5.2.4.  Quality Function 
The current error for the next sampling instant can be expressed in orthogonal coordinates 
as follows: 
g= i!
! "i!
p + i"
! "i"
p  
where i!
p  and i!
p  are the real and imaginary part of the predicted load current vector i(k+1), 
while i!
!  and i!
!  are the real and imaginary part of the reference current vector i*. 
Different control criteria will be expressed by  means  of different quality  functions.  In  this 
project, the absolute error is used for computational simplicity.  
The future value of the load current and voltages in the capacitors are predicted for the 27 
switching states generated by the inverter, by means of (5.6) and (5.9). For this purpose it is 
necessary to measure the present load current and voltages in the capacitors. After obtaining 
the predictions, the quality function g is evaluated for each switching state. The switching 
state that minimizes g is selected and applied during the next sampling period. 
The used quality function has the following composition: 
g= f(i
*(k+1),i(k+1))+h(Vc12(k+1))        (5.10) 
The first term in (5.10) is dedicated to achieve reference tracking, quantifying the difference 
between the reference current and current prediction at the next sampling time, for a given 
switching state. In this project the used f is: 
f(i
*(k+1),i(k+1))= i!
*(k+1)!i!(k+1) + i"
*(k+1)!i"(k+1)    (5.11) 
where i!  and i!  are the real and imaginary components of current vector i, respectively. 
The objective of the second term in (5.10) is to take advantage of the state redundancy of a 
three-level inverter, from the fact that the tracking cost f depends only on the voltage vector 
selected. Its expression is: 
h(VC12(k+1))= !dc ! VC1(k+1)"VC2(k+1)       (5.12) 
This  is  a  term  proportional  to  the  absolute  difference  between  both  capacitors’  voltage 
predictions. So, a switching state that generates smaller differences will be preferred. !dc is 
a weighing factor. Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 33 
 
5.2.5.  Control Algorithm 
Here the predictive control algorithm implemented is explained by means of a flow diagram. 
 
Fig. 5.6: Flow diagram of the implemented control algorithm 
 
g= i!
* !i! + i"
* !i" +#dc " VC1!VC2  Pag. 34     
For the explanation of how this algorithm has been implemented in Simulink and run in the 
dSpace please refer to Appendix A of this project. All the diagrams with the explanation of 
the function of every single block is present, helping to understand the complete functioning 
of the system. 
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6.  Control Programming 
For  the  implementation  of  the  entire  system  it  is  necessary  to  develop  the  control  at  3 
different levels: 
1.  PC:  performs  the  necessary  software  runs  for  the  interaction  between  user  and 
machine, allow  adjusting all  the  parameters  of  the  control.  Thanks  to  the  Control 
Desk  it  is  possible  to  monitor  all  the  signals  and  the  changes  in  the  real  time 
parameters of the system. 
2.  dSPACE: where the real control runs, in real time and in a deterministic way, due to 
the independent microprocessor (PowerPC) and thanks to the software created using 
Simulink, MATLAB Code and C language models. 
3.  FPGA:  is  responsible  of  sending  control  signals  to  the  drivers  of  the  inverter, 
depending  on  information  received  from  the  dSpace.  For  the  development  VHDL 
language is used. 
6.1.  dSpace Programming 
The presence of the independent microprocessor in the installed board of the dSpace, allows 
to reduce drastically the amount of work performed by the PC, and leaves to PowerPC the 
entire  execution  and  handling  of  communication  with  FPGA  and  consequently  with  the 
drivers of the converter. 
The programming of the system has been realized with Simulink v5.0, inside MATLAB  v.6.5. 
The use of an old version of the software is due to the fact that the hardware available in the 
laboratory, i.e. the dSpace, need a ISA bus, available only in older PC, and this means the 
impossibility of use of a recent version of Matlab, since that a more powerful computer would 
be required. 
In Fig.6.1 it is possible to see the upper structure of Simulink entire system. Pag. 36     
 
Fig. 6.1: Entire System Scheme 
 
Main blocks of the model are now described. 
 
6.1.1.  Predictive Control Subsystem 
It is the heart of the system, generates the configuration for the drivers. The inputs are the 
reference currents, the values measured on the 3-phases of current, voltage and the DC link 
capacitor voltages. The entire algorithm is implemented inside this block. 
 
6.1.2.  Trasmissio/Triggered Subsystem 
The function C transmissió.c (DLL compiled file) selects sending data to be sent depending 
on on/off signal of the converter. In the first case (powered converter) the coded switching 
states of the converter are sent, and in the second (turned off converter) are sent the values Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 37 
of the Clock Period and of the Blanking Time. The value of the on_off signal  (0 or 1, off or on 
respectively) is always sent. 
The data are written to the 32-bit parallel bus used for digital I/O. These 32 bits are grouped 
into 4 bytes using predefined functions of the dSpace Blockset. 
The transmission is made according to time schedule figure 6.2 and 6.3, depending on the 
state of the on_off signal: 
 
Fig. 6.2:  Time Schedule of transmission -  Converter Off 
 
Fig. 6.3:  Time Schedule of transmission -  Converter On 
 
 
 
Blanking Time Byte
16*Enviament
0
Byte 1
Byte 2
Byte 3
Byte 4
0
200 ns
T
r
a
n
s
m
i
s
s
i
o
n
 
s
t
a
r
t
Sampling Time Byte
0
32*Scp+16*Scn+8*Sbp+4*Sbn+2*Sap+San
32*Engegada +16*Enviament
0
Byte 1
Byte 2
Byte 3
Byte 4
32*Engegada
200 ns
T
r
a
n
s
m
i
s
s
i
o
n
 
S
t
a
r
tPag. 38     
6.2.  dSpace – FPGA communication 
  An important point in the realization of the control was the choice of how to send data to the 
FPGA, since the different capacities of calculation and execution of the PowerPC and FPGA 
could create problems in terms of synchronization of the system. 
3 different possibilities of sending the configurations to the drivers were analysed: 
•  Send a configuration every time that a change in the output was recognized.  
•  Create an hardware clock signal in the FPGA, and send the configuration present in 
the output every clock positive rising. 
•  Create a software clock, and send the configuration present in the output every clock 
positive rising. 
Every possibility has been tested. The first had problems of configuration losses, meaning 
that  sometimes  a  configuration  was  not  sent  to  the  drivers  due  to  difference  between 
software execution and effective transmission to the converter.  
The second option worked, but the problem was the precision of the clock period, due to the 
delay introduced by the hardware execution in the FPGA. 
So, third option was the best one, and the block named “clk” in the Simulink model creates a 
digital square signal with a period of 100µs, so that data are sent always with a frequency of 
10 kHz.  
The signal was not create using a Digital Clk Source Block of Simulink, but like shown in next 
figure: 
 
Fig. 6.4:  clk Simulink block that creates a digital square signal 
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6.2.1.  Adopted Solution  
Next Figure shows all signals between dSpace and FPGA, with indication of direction of 
data. 
 
Fig. 6.5: Used signals for the communication between the dSpace and the FPGA 
Now all the signals are described. 
• Sending: Rising edge communicates to FPGA that new data is available in the data bus.  
• Switch On: Logic signal that commands the switching on of the converter.  
• States of Converter: The converter is formed by 12 IGBT, 4 in every branch, but the total 
number of configurations available in every phase can be codified with only 2 bits. So, no 
more than 6 bits are necessary for the entire system. 
• Blanking Time: this is the time that the FPGA must wait before changing the state of IGBT 
following the order given by the dSpace. 
• Clk Communication Period: This is the clock signal that commands the FPGA for the 
change of states. 
• Drivers Error: Signal that indicates the activation of an alarm in one of the 6 drivers of 
IGBT (short circuit of IGBT or no supply of drivers). Pag. 40     
• Transmission Error: activated when errors in transmission are detected. Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 41 
7.  Simulation and Experimental Results 
For the correct evaluation of test results it was decided to compare the results obtained in the 
laboratory with those carried out through computer simulations. It was therefore necessary to 
establish criteria that can properly validate the different tests. 
The system was tested in 2 different situations, the first using a resistive load, and, due to the 
positive result obtained, secondly by connecting the output of the inverter directly to the grid. 
To do this, it was necessary to modify the Simulink model, adding blocks that  allow the 
perfect interface between control current and the grid. 
The considered signals are those that allow the best confirmation of the characteristics of 
predictive control, and these are: 
•  ia,  ib,  ic  :  currents  on  the  3  different  phases  a,  b  and  c,  for  experimental  tests 
measured with sensors in the cabinet.  
•  van,  vbn,  vcn  :  voltages  measured  directly  on  the  load  with  sensors  for  the 
experimental tests. 
•  ialfa , ibeta : currents obtained with transformation inside the Simulink model. For the 
experimental tests they are taken from the Control Desk. 
An important result is to confront values of ialfa measured and reference ialfa during a big 
change in the value of the reference current, because this shows how the predictive control 
can quickly follow the reference value. 
The last real important test is to look at the behaviour of the ialfa and ibeta in a step condition. A 
real advantage of the predictive control with respect to other control methods like pulse width 
modulation (PWM), is the perfect decoupling between the 2 different signals. It is possible to 
see that a change in ialfa does not have consequences on ibeta , and vice versa. 
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7.1.  1
st experiment: DC link Voltage – Inverter – R Load 
7.1.1.  Test Parameters 
Fig.7.1. shows the configuration used for simulations and experimental tests. The signals 
that have been measured and that are useful to verify the operation of the system, are also 
indicated. 
 
Fig. 7.1- Configuration for test nº1 
Next tables shows the values of all parameters used in the simulations and in the laboratory 
experiments. 
 
	
 ﾠ	
 ﾠ Model	
 ﾠParameters	
 ﾠ
DC	
 ﾠlink	
 ﾠvoltage	
 ﾠ 180	
 ﾠV	
 ﾠ
DC	
 ﾠlink	
 ﾠ	
 ﾠcap	
 ﾠC1,	
 ﾠC2	
 ﾠ 1,1	
 ﾠmF	
 ﾠ
R	
 ﾠload	
 ﾠ 16	
 ﾠΩ	
 ﾠ
RL	
 ﾠfilter	
 ﾠ 0,5	
 ﾠΩ	
 ﾠ
L	
 ﾠfilter	
 ﾠ 10	
 ﾠmH	
 ﾠ
Tab. 7.1- Test Electrical Constants 
 
	
 ﾠ	
 ﾠ Values	
 ﾠ
Simulation	
 ﾠSampling	
 ﾠTime	
 ﾠ 100	
 ﾠμs	
 ﾠ
Solver	
 ﾠSimulink	
 ﾠ ode1	
 ﾠ(Euler)	
 ﾠ
Tab. 7.2- Simulation Parameters Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 43 
7.1.2.  Results 
The waveforms for the relevant signals are shown. 
 
Fig. 7.2.:  3-phases currents ia, ib, ic - Simulation 
 
Fig. 7.3.:  3-phases currents ia, ib, ic - Experimental 
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Fig. 7.4:  3-phases voltages Van, Vbn, Vcn - Simulation 
 
Fig. 7.5:  3-phases voltages Van, Vbn, Vcn - Experimental 
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Fig. 7.6:  Currents ia, ib, ic with a 1-to-5 A step - Simulation 
 
Fig. 7.7:  Currents ia, ib, ic with a 1-to-5 A step - Experimental 
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Fig. 7.8:Ialfa-ialfaref step 1 to 5 A with Rload - Simulation 
 
Fig. 7.9: Ialfa-ialfaref step 1 to 5 A with Rload – Experimental 
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Fig. 7.10: 3-phases currents ia, ib, ic  step ialfa 1 to 5 – Simulation 
 
Fig. 7.11: 3-phases currents ia, ib, ic  step ialfa 1 to 5 – Experimental 
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Fig. 7.12: ialfa-ibeta step of ialfa 1 to 5 A – Simulation 
 
Fig. 7.13: ialfa-ibeta step of ialfa 1 to 5 A – Experimental 
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Fig. 7.14: 3-phases currents ia, ib, ic  step ibeta 1 to 5 – Simulation 
 
Fig. 7.15: 3-phases currents ia, ib, ic  step ibeta 1 to 5 – Experimental 
 
 
   
-ﾭ‐6	
 ﾠ
-ﾭ‐4	
 ﾠ
-ﾭ‐2	
 ﾠ
0	
 ﾠ
2	
 ﾠ
4	
 ﾠ
6	
 ﾠ
-ﾭ‐
0
,
0
5
0
0
	
 ﾠ
-ﾭ‐
0
,
0
4
6
6
	
 ﾠ
-ﾭ‐
0
,
0
4
3
2
	
 ﾠ
-ﾭ‐
0
,
0
3
9
8
	
 ﾠ
-ﾭ‐
0
,
0
3
6
4
	
 ﾠ
-ﾭ‐
0
,
0
3
3
0
	
 ﾠ
-ﾭ‐
0
,
0
2
9
6
	
 ﾠ
-ﾭ‐
0
,
0
2
6
2
	
 ﾠ
-ﾭ‐
0
,
0
2
2
8
	
 ﾠ
-ﾭ‐
0
,
0
1
9
4
	
 ﾠ
-ﾭ‐
0
,
0
1
6
0
	
 ﾠ
-ﾭ‐
0
,
0
1
2
6
	
 ﾠ
-ﾭ‐
0
,
0
0
9
2
	
 ﾠ
-ﾭ‐
0
,
0
0
5
8
	
 ﾠ
-ﾭ‐
0
,
0
0
2
4
	
 ﾠ
0
,
0
0
1
0
	
 ﾠ
0
,
0
0
4
4
	
 ﾠ
0
,
0
0
7
8
	
 ﾠ
0
,
0
1
1
2
	
 ﾠ
0
,
0
1
4
6
	
 ﾠ
0
,
0
1
8
0
	
 ﾠ
0
,
0
2
1
4
	
 ﾠ
0
,
0
2
4
8
	
 ﾠ
0
,
0
2
8
2
	
 ﾠ
0
,
0
3
1
6
	
 ﾠ
0
,
0
3
5
0
	
 ﾠ
0
,
0
3
8
4
	
 ﾠ
0
,
0
4
1
8
	
 ﾠ
0
,
0
4
5
2
	
 ﾠ
0
,
0
4
8
6
	
 ﾠ
ia	
 ﾠ
ib	
 ﾠ
ic	
 ﾠPag. 50     
 
Fig. 7.16: ialfa-ibeta step of ibeta 1 to 5 A – Simulation 
 
Fig. 7.17: ialfa-ibeta step of ibeta 1 to 5 A – Experimental 
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Fig. 7.18: Voltages Vp and Vn respectively – Simulation 
 
Fig. 7.19: Voltages Vp and (-Vn) - Experimental 
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7.2.  2
nd experiment: DC link Voltage – Inverter – Grid 
7.2.1.  Test Parameters 
Fig.7.1. shows the configuration used for simulations and experimental tests. The signals 
that have been measured and that are useful to verify the operation of the system, are also 
indicated. 
 
Fig. 7.20:  Configuration for test nº2 
 
	
 ﾠ	
 ﾠ Model	
 ﾠParameters	
 ﾠ
DC	
 ﾠlink	
 ﾠvoltage	
 ﾠ 180	
 ﾠV	
 ﾠ
DC	
 ﾠlink	
 ﾠ	
 ﾠcap	
 ﾠC1,	
 ﾠC2	
 ﾠ 1,1	
 ﾠmF	
 ﾠ
Grid	
 ﾠVoltage	
 ﾠ 50	
 ﾠV	
 ﾠ
RL	
 ﾠfilter	
 ﾠ 0,5	
 ﾠΩ	
 ﾠ
L	
 ﾠfilter	
 ﾠ 10	
 ﾠmH	
 ﾠ
Tab. 7.3- Test Electrical Constants 
	
 ﾠ	
 ﾠ Values	
 ﾠ
Simulation	
 ﾠSampling	
 ﾠTime	
 ﾠ 100	
 ﾠμs	
 ﾠ
Solver	
 ﾠSimulink	
 ﾠ ode1	
 ﾠ(Euler)	
 ﾠ
Tab. 7.4: Simulation Parameters 
 
 
NPC INVERTER
p
n
o n
a
b
c
L=10mH
RL= 0,5Ω
Van
Vbn
Vcn
LR FILTERPag. 54     
 
7.2.2.  Results 
The waveforms for the relevant signals are shown. 
 
Fig. 7.21: 3-phases currents ia, ib, ic - Simulation 
 
Fig. 7.22: 3-phases currents ia, ib, ic - Experimental 
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Fig. 7.23: 3-phases voltages Van, Vbn, Vcn - Simulation 
 
Fig. 7.24: 3-phases voltages Van, Vbn, Vcn - Experimental 
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Fig. 7.25: iabc step 1 to 6 grid load - Simulation 
 
Fig. 7.26: iabc step 1 to 6 grid load - Experimental 
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Fig. 7.27: ialfa-ialfaref step 1 to 6 A with grid load - Simulation 
 
Fig. 7.28: ialfa-ialfaref step 1 to 6 A with grid load - Experimental 
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Fig. 7.29: 3-phases currents ia, ib, ic  step ialfa 1 to 5 – Simulation 
 
Fig. 7.30: 3-phases currents ia, ib, ic  step ialfa 1 to 5 – Experimental 
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Fig. 7.31: ialfa-ibeta step of ialfa 1 to 5 A – Simulation 
 
Fig. 7.32: ialfa-ibeta step of ialfa 1 to 5 A – Experimental 
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Fig. 7.33: ialfa-ibeta step of ibeta 1 to 5 A – Simulation 
 
Fig. 7.34: ialfa-ibeta step of ibeta 1 to 5 A – Experimental 
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Fig. 7.35: ialfa-ibeta step of ibeta 1 to 5 A – Simulation 
 
Fig. 7.36: ialfa-ibeta step of ibeta 1 to 5 A – Experimental 
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Fig. 7.37: Voltages Vp and Vn respectively – Simulation 
 
Fig. 7.38: Voltages Vp and (-Vn) - Experimental
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7.3.  Comments 
Tests have verified the correct functioning of the system, with contained differences between 
simulations and experimental examination. 
Looking at the experimental currents, is possible to see curling values, with a delta of ±2 A, 
while  with  simulation  this  oscillation  had  lower  values.  This  difference  may  depend  on 
characteristics of hardware used, that are designed for 1kV applications! We reached at most 
180 V and 6 amps. For sure we can see difference between 60 V and 180 V like in next 
figure, seeing a reduction in the importance of the variation. So it is possible to conclude that 
further increasing the voltage value of DC link can reduce the problem. Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 65 
8.  Conclusions 
In this project the application of the Predictive Control to a three-phase NPC converter has 
been realized. The main conclusion, looking at the experimental results obtained, is that this 
kind of control works perfectly on the laboratory inverter, achieving main objectives. 
Highlights of this project are: 
•  Realization  of  Matlab  Simulink  diagrams  for  the  implementation  of  the  Predictive 
Control on a three-phase NPC converter. 
 
•  Design of FPGA and dSpace programming for the application of the control to GREP 
laboratory’s equipment. 
 
•  Realization  of  a  Simulink  model  for  making  simulation  of  the  system  before  than 
directly testing it on the equipment. 
 
•  Realization of test of functioning of the FPGA programming, using an oscilloscope 
connected to digital connection board. 
 
•  Realization  of  an  User  Interface  with  Control  Desk,  for  real  time  changes  during 
experimental tests. 
 
•  Experimental  tests  of  entire  system,  with  acquisition  of  all  useful  data  from  the 
laboratory equipment.  
 
•  Comparison of simulation and experimental results, obtaining satisfactory outcomes 
of the tests. 
 
•  Achievement of a further test, by connecting the output of the system to the grid and 
verifying proper operation of the system even in this condition. 
 
As points to improve the system in the future we may mention: 
•  Realize the entire control with a reduction in the execution time. Possibly an entire C 
language programming of the dSpace instead of Simulink can achieve this objective. 
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•  Implement  the  entire  system  using  recent  equipment,  with  goal  of  increment  the 
complexity of the system and without problems in execution time. 
 
•  Realize a predictive control with 2 steps prediction of the current. In this way in every 
sampling period the value of the prediction of 2 future’s sampling period are always 
available, with better performance of the system. 
 
•  Test the system in an entire wind plant emulator. It will be necessary to develop of 
the predictive control of the rectifier stage to be coupled to the system analysed in 
this project. 
 
Realization of this project gives to the student next chances: 
•  The functioning of Matlab platform has been investigated, with improvements in the 
use of this environment. 
 
•  The knowledge of VHDL and FPGA functioning has improved, realizing the FPGA 
programming for the connection between dSpace and converter. 
 
•  Has been improved the knowledge of the dSpace system ha improved, as well as all 
the programs necessary to its use, like Simulink and Control Desk. 
 
•  The topology of a 3-phase NPC converter has been studied for first time, knowing 
advantages of this kind of inverter in high power installations. 
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11. dSpace Programming 
The dSpace program was realized with Simulink graphical environment, included in Matlab 
suite. Was also necessary to added C language parts, included in the Simulink model like 
dedicated blocks. This has been necessary due to no compatibility between Matlab Code 
and Realtime Workshop included in this dSpace version. 
C  code  has  been  integrated  into  Simulink  diagrams  generating  S-Function  blocks,  after 
compiling the code in a DLL function, using the MATLAB MEX incorporated. 
Names and type of I/O ports, as well as auxiliary functions necessary for code execution in 
the dSpace board, were defined inside the C code, using next template: 
 
 /* I/O DEFINITION*/ 
static void mdlInitializeSizes(SimStruct *S) 
 { 
ssSetNumSFcnParams(S, 0);  
if (ssGetNumSFcnParams(S) != ssGetSFcnParamsCount (S)) { 
return;} 
/* INPUTS */ /* N_Inputs = block inputs number!*/ 
if (!ssSetNumInputPorts(S, X)) return;  
{ int_T i; 
for (i=0; i< N_Inputs; i++) { 
ssSetInputPortWidth(S, i, 1); ssSetInputPortDirectFeedThrough (S, i, 1);}} 
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/* OUTPUTS */ /* N_Outputs = block outputs number!*/ 
if (!ssSetNumOutputPorts(S, N_Outputs)) return;  
{ int_T j; 
for (j=0; j< N_Outputs; j++) {  
ssSetOutputPortWidth(S,j,1);} 
ssSetNumSampleTimes(S, 1); 
ssSetOptions(S, SS_OPTION_EXCEPTION_FREE_CODE| 
SS_OPTION_USE_TLC_WITH_ACCELERATOR |SS_OPTION_PLACE_ASAP); } 
/* SAMPLE TIME INIT*/  
static void mdlInitializeSampleTimes(SimStruct *S) { 
ssSetSampleTime (S, 0, INHERITED_SAMPLE_TIME); ssSetOffsetTime (S, 0, 0.0);} 
/* MAIN BLOCK START*/  
static void mdlOutputs (SimStruct *S, int_T tid) { 
/* ****** PROGRAM VARIABLES DEFINITION******* */ 
/* VARIABLES POINTERS SELECTIONS uPtr_i  FOR EVERY INPUT*/  
/* i = input index, starting from 0 */ 
InputRealPtrsType uPtrs_i = ssGetInputPortRealSignalPtrs(S, i); 
/* VARIABLES POINTERS SELECTIONS y_j  FOR EVERY OUTPUT */  
/* j = output index, starting from 0 */ 
real_T *y_j = ssGetOutputPortRealSignal(S,j); 
  
/* ****** MAIN CODE ******* */  
} 
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/* ENDING */ static void mdlTerminate (SimStruct *S) { }  
#ifdef MATLAB_MEX_FILE  
#include "simulink.c"  
#else  
#include "cg_sfun.h"  
#endif 
 
Simulink Diagram 
Next figure shows the entire scheme created in Simulink for experimental tests. 
 
Fig. 11.1: General Simulink Scheme for dSpace programming 
Now, all blocks that form the entire system are described. Pag. 74     
11.1. Reference Generator 
This block generates current, phase and angle references, used in the control for evaluate 
the differences with read values. 
 
Fig. 11.2: Reference Generator block 
amplitude  I  and  phi  are  steady  state  values,  that  can  be  modified  directly  during  the 
execution of tests from the Control Desk platform.  
angle is a sawtooth wave generator for the angle reference, created in this way for reduce 
the calculation time respect to a generator block. 
 
11.2. Current Reference abc 
 
Fig. 11.3: Current Reference Block Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 75 
This block create a 3-phase system of currents starting from amplitude, phase and anlge 
references. These currents are passed after to the Predictive Control block, for the effective 
realization of the control. The equations are: 
ia = amplitudeI !cos(phi+angle)
ib = amplitudeI !cos(phi+angle"
2!
3
)
ic = amplitudeI !cos(phi+angle+
2!
3
)
 
11.3. Medidas1 
This block includes dSpace Simulink dedicated blocks, that allow to use the I/O of the board. 
The compiling directly recognized these blocks and activate the RTI lick, allowing the real 
time work of the entire system. 
 
Fig. 11.4: Medidas1 Block 
Three different ADC input are used, looking on next map of connections. The values of the 
offsets have been found in old projects, comparing PC read values with direct measure in the 
hardware with multimeters and oscilloscopes. 
No se puede mostrar la imagen. Puede que su equipo no tenga suﬁciente memoria para abrir la imagen o que ésta esté dañada. Reinicie el equipo y, a continuación, abra el archivo de nuevo. Si sigue apareciendo la x roja, puede que tenga que borrar la imagen e insertarla de nuevo.Pag. 76     
 
11.4. Transmissio/Triggered 
Transmissió/Triggered block prepares the data and write it in the communication bus, allows 
the FPGA to read it. Next fig. shows the programming of this block 
Was necessary to programming the transmission with C code for access to dSpace funcions. 
The execution of the C code inside the Simulink scheme is realized thank to an S-Function 
block, activated with the rising edge of the Envia input. This input is connected to clk block, 
what create a digital clock like described in 6.2. 
Function ds1103_bit_io_write() is used for write data in the 32bit communication bus. 
 
Fig. 11.5: Transmissio/Triggered Block inside 
Now C code of transmissio.c is reported. 
 
#define S_FUNCTION_NAME transmissio 
#define S_FUNCTION_LEVEL 2 
 
#include "simstruc.h"               
#include <math.h> Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 77 
#include <assert.h> 
#include <stdlib.h> 
 
#ifndef MATLAB_MEX_FILE             
# include <ds1103.h> 
# include <io1103.h> 
#endif 
 
#define pi 3.14159265 
#define freq_fpga 25.125 
 
typedef struct {                            /* structure sefinition ssed for sending */ 
  char_T byte1, byte2, byte3, byte4;     /* informations to the FPGA          */ 
} ByteStruct; 
 
typedef union { 
  UINT32_T word_out; 
  ByteStruct quatre_bytes; 
} sortida_master;  
 
/* 'sortida_master' is an union formed by word_out (uInt32) and quatre_bytes.byte1,... 
byte4 (char_T = byte) 
The union let that word_out and quatre_bytes share same memory space. So, writing one 
overwrite the other */ 
 
 
/* I/O DEFINITION*/ 
    
static void mdlInitializeSizes(SimStruct *S) 
{ 
  ssSetNumSFcnParams(S, 0); 
  if (ssGetNumSFcnParams(S) != ssGetSFcnParamsCount (S)) { 
    return; 
  } 
 
/* 9 Inputs, (Engegada, Sxy(6 bits = 6 inputs), ST_time_us, BT_time_ns) */ 
  if (!ssSetNumInputPorts(S, 9)) return;  
  { int_T i; 
    for (i=0; i<9; i++) { 
      ssSetInputPortWidth(S, i, 1); 
      ssSetInputPortDirectFeedThrough (S, i, 1); 
    } 
  } 
 
/* 9 Outputs 
(Sxy(6 bits = 6 outputs), ST_int(8 bits as int), BT_int(8 bits as int), Control_int(8 bits as 
int), byte1, byte2, byte3, byte4) */ 
  if (!ssSetNumOutputPorts(S, 13)) return;  
  { int_T j; 
    for (j=0; j<13; j++) { 
      ssSetOutputPortWidth(S,j,1); 
    } 
  } 
  ssSetNumSampleTimes(S, 1); 
  ssSetOptions(S, SS_OPTION_EXCEPTION_FREE_CODE | 
SS_OPTION_USE_TLC_WITH_ACCELERATOR |SS_OPTION_PLACE_ASAP); Pag. 78     
} 
      
/*SAMPLE TIME INIT*/ 
      
static void mdlInitializeSampleTimes(SimStruct *S) 
{ 
  ssSetSampleTime (S, 0, INHERITED_SAMPLE_TIME); 
  ssSetOffsetTime (S, 0, 0.0); 
} 
 
/*I/O DIGITAL INIT OF DS1103 MASTER DSP */ 
     
#define MDL_START 
#if defined (MDL_START) 
static void mdlStart (SimStruct *S) 
{ 
#ifndef MATLAB_MEX_FILE     
  /* Configuration as Input/Output of 8 bits groups that form 32 bits master bus 
 group 01 correspond to byte 04*/ 
  ds1103_bit_io_init (DS1103_DIO1_IN | DS1103_DIO2_OUT | DS1103_DIO3_OUT | 
DS1103_DIO4_OUT);  
#endif 
} 
#endif 
 
/* MAIN FUNCTION */ 
     
static void mdlOutputs (SimStruct *S, int_T tid) 
{ 
 
       
  /* VARIABLES */ 
  sortida_master  bits_32; /* 32 bits word that go to FPGA */  
   
  real_T SamplingTime_us, BlankingTime_ns, ST_real; 
  int_T j, Control_int, ST_int, BT_int; 
  real_T On_Off; 
  real_T San, Sap, Sbn, Sbp, Scn, Scp; 
 
               
  InputRealPtrsType uPtrs0 = ssGetInputPortRealSignalPtrs(S, 0); 
  InputRealPtrsType uPtrs1 = ssGetInputPortRealSignalPtrs(S, 1); 
  InputRealPtrsType uPtrs2 = ssGetInputPortRealSignalPtrs(S, 2);       
  InputRealPtrsType uPtrs3 = ssGetInputPortRealSignalPtrs(S, 3); 
  InputRealPtrsType uPtrs4 = ssGetInputPortRealSignalPtrs(S, 4); 
  InputRealPtrsType uPtrs5 = ssGetInputPortRealSignalPtrs(S, 5); 
  InputRealPtrsType uPtrs6 = ssGetInputPortRealSignalPtrs(S, 6); 
  InputRealPtrsType uPtrs7 = ssGetInputPortRealSignalPtrs(S, 7); 
  InputRealPtrsType uPtrs8 = ssGetInputPortRealSignalPtrs(S, 8); 
 
  real_T *y0 = ssGetOutputPortRealSignal(S,0); 
  real_T *y1 = ssGetOutputPortRealSignal(S,1); 
  real_T *y2 = ssGetOutputPortRealSignal(S,2); 
  real_T *y3 = ssGetOutputPortRealSignal(S,3); 
  real_T *y4 = ssGetOutputPortRealSignal(S,4); 
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  real_T *y6 = ssGetOutputPortRealSignal(S,6); 
  real_T *y7 = ssGetOutputPortRealSignal(S,7); 
  real_T *y8 = ssGetOutputPortRealSignal(S,8); 
  real_T *y9 = ssGetOutputPortRealSignal(S,9); 
  real_T *y10 = ssGetOutputPortRealSignal(S,10); 
  real_T *y11 = ssGetOutputPortRealSignal(S,11); 
  real_T *y12 = ssGetOutputPortRealSignal(S,12); 
 
 
  /* INPUTS */ 
  San = *uPtrs0[0]; 
  Sap = *uPtrs1[0]; 
  Sbn = *uPtrs2[0]; 
  Sbp = *uPtrs3[0]; 
  Scn = *uPtrs4[0]; 
  Scp = *uPtrs5[0]; 
  On_Off = *uPtrs6[0]; 
  SamplingTime_us = *uPtrs7[0]; 
  BlankingTime_ns = *uPtrs8[0]; 
 
   
   
 
  if (On_Off == 1.0) { 
 
    Control_int = (int_T) (64+16); 
    bits_32.quatre_bytes.byte1 = (char_T) Control_int; 
    bits_32.quatre_bytes.byte2 = (char_T) (32*Scp+16*Scn+8*Sbp+4*Sbn+2*Sap+San);  
    bits_32.quatre_bytes.byte3 = (char_T) 0;  
    //bits_32.quatre_bytes.byte4 = (char_T) 0; 
 
#ifndef MATLAB_MEX_FILE 
    ds1103_bit_io_write(bits_32.word_out);      /* Synchronous Transmission of 32 bits word
               .word_out --> uInt32 type*/ 
#endif    
 
    for (j=0;j<8000;j++){                          /* Wait 10 us  */ 
    } 
 
    Control_int = (int_T) (64); // On_Off = 1, Enviament = 0. 
    bits_32.quatre_bytes.byte1 = (char_T) Control_int; 
 
#ifndef MATLAB_MEX_FILE 
    ds1103_bit_io_write(bits_32.word_out);  
#endif 
 
  }  
 
  else { 
    Control_int = (int_T) (16); 
    ST_real = ((freq_fpga*SamplingTime_us/256.0)-1.0); 
    ST_int = (int_T) floor((freq_fpga*SamplingTime_us/256.0)-1.0 + 0.5); // ST_int = 
freq_fpga*SamplingTime_us/256 - 1 
    BT_int = (int_T)((BlankingTime_ns*freq_fpga/1000.0)); 
    bits_32.quatre_bytes.byte1 = (char_T) Control_int;   
    bits_32.quatre_bytes.byte2 = (char_T) BT_int; Pag. 80     
    bits_32.quatre_bytes.byte3 = (char_T) ST_int; 
    //bits_32.quatre_bytes.byte4 = (char_T) 0;    
     
#ifndef MATLAB_MEX_FILE 
    ds1103_bit_io_write(bits_32.word_out);       
#endif  
 
    for (j=0;j<8000;j++){                          /* Espera 10 us  */ 
    } 
 
    Control_int = (int_T) (0); // On_Off = 0, Enviament = 0. 
    bits_32.quatre_bytes.byte1 = (char_T) Control_int; 
 
#ifndef MATLAB_MEX_FILE 
    ds1103_bit_io_write(bits_32.word_out);      /* Enviem l'ordre per abaixar la senyal 
d'enviament */ 
#endif 
 
  } 
 
  y0[0] = San; 
  y1[0] = Sap; 
  y2[0] = Sbn; 
  y3[0] = Sbp; 
  y4[0] = Scn; 
  y5[0] = Scp; 
  y6[0] = ST_int; 
  y7[0] = BT_int; 
  y8[0] = Control_int; 
  y9[0] = (uchar_T) bits_32.quatre_bytes.byte1; 
  y10[0] = (uchar_T) bits_32.quatre_bytes.byte2; 
  y11[0] = (uchar_T) bits_32.quatre_bytes.byte3; 
  y12[0] = (uchar_T) bits_32.quatre_bytes.byte4; 
} 
      
         
static void mdlTerminate (SimStruct *S)             /* Ending */     
{ 
} 
     
#ifdef MATLAB_MEX_FILE                               
#include "simulink.c"                            
#else 
#include "cg_sfun.h" 
#endif 
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11.5. Predictive Control 
This block is the heart of the control. Receive as input values of reference and measured 
currents, and measured values of 3-phase load voltages and DC link capacitors voltages.  
 
Fig. 11.6: Predictive Control Block 
The main function of the block, is to read all the input data, calculate the optimum quality 
function  for  everyone  of  the  27  switching  state,  evaluate  the  best  one  and  send  the 
corresponding output configuration to the trasmissio/triggered block, ready for sending to the 
drivers of the IGBT. Pag. 82     
Now the system is described looking separately every block. 
 
 
 
 
 
 
11.5.1.  gpp block 
Next figure show the inside scheme of gpp block. 
 
Fig. 11.7: gpp block Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 83 
This really big image shows how many different blocks there is inside the gpp subsystem. 
The goal is to solve next equation with the result of calculate the best quality function for 
every voltage vector: 
gi = i!
*(k+1)!i!(k+1) + i"
*(k+1)!i"(k+1) +#dc " Vc1(k+1)!Vc2(k+1)  
with i ! 1,...,27 { }. 
But go ahead with order can help to understand well every pass. 
First of all, Voltage Vector block creates all the 19 possible voltage vectors generated by a 
three-level inverter. This means take the value of Vpn=Vp-Vn like input, and multiply it for 
corresponding  values,  obtaining  19  complex 
numbers. 
 
where VDCPP= vabc1. 
 
/*VOLTAGE VECTORS*/ 
  v0pp.Re= 0;           
  v0pp.Im= 0; 
  v1pp.Re= VDCPP/3;         
  v1pp.Im= 0; 
  v2pp.Re= VDCPP/3*0.5;        
  v2pp.Im= VDCPP/3*0.886; 
  v3pp.Re= VDCPP/3*(-0.5);       
  v3pp.Im= VDCPP/3*0.886; 
  v4pp.Re= VDCPP/3*(-1);        
  v4pp.Im= 0; 
  v5pp.Re= VDCPP/3*(-0.5);       
  v5pp.Im= VDCPP/3*(-0.886); 
  v6pp.Re= VDCPP/3*0.5;        
  v6pp.Im= VDCPP/3*(-0.886); 
  v7pp.Re= 2*VDCPP/3*(1);       
  v7pp.Im= 0; 
  v8pp.Re= VDCPP/sqrt(3)*0.866;    
  v8pp.Im= VDCPP/sqrt(3)*0.5; 
  v9pp.Re= 2*VDCPP/3*(0.5);       
  v9pp.Im= 2*VDCPP/3*0.886; 
  v10pp.Re= 0;           
  v10pp.Im= VDCPP/sqrt(3); 
  v11pp.Re= 2*VDCPP/3*(-0.5);       
  v11pp.Im= 2*VDCPP/3*0.886; 
  v12pp.Re= VDCPP/sqrt(3)*(-0.866);   
  v12pp.Im= VDCPP/sqrt(3)*0.5; 
  v13pp.Re= 2*VDCPP/3*(-1);       
  v13pp.Im= 0; 
  v14pp.Re= VDCPP/sqrt(3)*(-0.866);   
  v14pp.Im= VDCPP/sqrt(3)*(-0.5); 
  v15pp.Re= 2*VDCPP/3*(-0.5);       
  v15pp.Im= 2*VDCPP/3*(-0.886); 
  v16pp.Re= 0;           
  v16pp.Im= VDCPP/sqrt(3)*(-1); Pag. 84     
 
 
 
 
 
 
Once that these 19 voltage vectors are created, next goal is to calculate current prediction for 
every switching state, function realized from Subsystem block, that has like inputs the 19 
voltage vector and alfa-beta transformation of measure currents and voltages. These reading 
values are passed like sampling values ekpp and ikpp, complex values for voltages and 
currents measured directly in the converter’s IGBTs. 
Equation realized is: 
ik1pp,i =
Lpp
Rpp !Tspp +Lpp
!ikpp "
Tspp
Rpp !Tspp +Lpp
!ekpp +
Tspp
Rpp !Tspp +Lpp
!vpp(i) 
where Lpp and Rpp are the values of the inductance and resistor of the LR filter, Tspp is the 
sampling period and vpp(i) is the voltage vector corresponding to switching state i. 
Block Vc11pp-Vc22pp realizes next equation, fundamental for the quality function. 
abs(Vc11pp!Vc21pp)  
with 
Vc11pp=Vp +
1
C1pp
!
"
# #
$
%
& &'iC1pp 'T spp
Vc21pp=Vn +
1
C2pp
!
"
# #
$
%
& &'iC2pp 'T spp
 
Vp and Vn are measured values of respectively upper and lower capacitor voltages of DC-
link, C1pp= C2pp=1100µF is the value of both capacitors, Tspp is the sampling time and ic1pp and 
ic2pp are capacitors current related to every switching state prediction current. 
We made the prediction for every phase current starting from ik1pp,i evaluated in previous 
block Subsystem, and calculating next system: Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 85 
iapp,i = Re ik1pp,i { };
ibpp,i =!0.5"Re ik1pp,i { }+
3
2
"Im ik1pp,i { };
ibpp,i =!0.5"Re ik1pp,i { }!
3
2
"Im ik1pp,i { };
 
Now, for every possible switching state, we calculate the DC-link currents, depending on 
which voltage vector is related to that switching state. Next table show this relation and DC-
link currents calculation. 
 
Switching	
 ﾠ
State	
 ﾠ Voltage	
 ﾠVector	
 ﾠ i0pp	
 ﾠ ippp	
 ﾠ inpp	
 ﾠ
[-ﾭ‐1	
 ﾠ-ﾭ‐1	
 ﾠ-ﾭ‐1]	
 ﾠ V0	
 ﾠ 0	
 ﾠ 0	
 ﾠ 0	
 ﾠ
[0	
 ﾠ0	
 ﾠ0]	
 ﾠ V0	
 ﾠ 0	
 ﾠ 0	
 ﾠ 0	
 ﾠ
[1	
 ﾠ1	
 ﾠ1]	
 ﾠ V0	
 ﾠ 0	
 ﾠ 0	
 ﾠ 0	
 ﾠ
[1	
 ﾠ0	
 ﾠ0]	
 ﾠ V1	
 ﾠ icpp+ibpp	
 ﾠ iapp	
 ﾠ 0	
 ﾠ
[0	
 ﾠ-ﾭ‐1	
 ﾠ-ﾭ‐1]	
 ﾠ V1	
 ﾠ iapp	
 ﾠ 0	
 ﾠ ibpp+icpp	
 ﾠ
[1	
 ﾠ1	
 ﾠ0]	
 ﾠ V2	
 ﾠ icpp	
 ﾠ iapp+ibpp	
 ﾠ 0	
 ﾠ
[0	
 ﾠ0	
 ﾠ-ﾭ‐1]	
 ﾠ V2	
 ﾠ iapp+ibpp	
 ﾠ 0	
 ﾠ icpp	
 ﾠ
[0	
 ﾠ1	
 ﾠ0]	
 ﾠ V3	
 ﾠ iapp+icpp	
 ﾠ ibpp	
 ﾠ 0	
 ﾠ
[-ﾭ‐1	
 ﾠ0	
 ﾠ-ﾭ‐1]	
 ﾠ V3	
 ﾠ ibpp	
 ﾠ 0	
 ﾠ iapp+icpp	
 ﾠ
[0	
 ﾠ1	
 ﾠ1]	
 ﾠ V4	
 ﾠ iapp	
 ﾠ ibpp+icpp	
 ﾠ 0	
 ﾠ
[-ﾭ‐1	
 ﾠ0	
 ﾠ0]	
 ﾠ V4	
 ﾠ ibpp+icpp	
 ﾠ 0	
 ﾠ iapp	
 ﾠ
[0	
 ﾠ0	
 ﾠ1]	
 ﾠ V5	
 ﾠ iapp+ibpp	
 ﾠ icpp	
 ﾠ 0	
 ﾠ
[-ﾭ‐1	
 ﾠ-ﾭ‐1	
 ﾠ0]	
 ﾠ V5	
 ﾠ icpp	
 ﾠ 0	
 ﾠ iapp+ibpp	
 ﾠ
[1	
 ﾠ0	
 ﾠ1]	
 ﾠ V6	
 ﾠ ibpp	
 ﾠ iapp+icpp	
 ﾠ 0	
 ﾠ
[0	
 ﾠ-ﾭ‐1	
 ﾠ0]	
 ﾠ V6	
 ﾠ iapp+icpp	
 ﾠ 0	
 ﾠ ibpp	
 ﾠ
[1	
 ﾠ-ﾭ‐1	
 ﾠ-ﾭ‐1]	
 ﾠ V7	
 ﾠ 0	
 ﾠ iapp	
 ﾠ ibpp+icpp	
 ﾠ
[1	
 ﾠ0	
 ﾠ-ﾭ‐1]	
 ﾠ V8	
 ﾠ ibpp	
 ﾠ iapp	
 ﾠ icpp	
 ﾠ
[1	
 ﾠ1	
 ﾠ-ﾭ‐1]	
 ﾠ V9	
 ﾠ 0	
 ﾠ iapp+ibpp	
 ﾠ icpp	
 ﾠ
[0	
 ﾠ1	
 ﾠ-ﾭ‐1]	
 ﾠ V10	
 ﾠ iapp	
 ﾠ ibpp	
 ﾠ icpp	
 ﾠ
[-ﾭ‐1	
 ﾠ1	
 ﾠ-ﾭ‐1]	
 ﾠ V11	
 ﾠ 0	
 ﾠ ibpp	
 ﾠ iapp+icpp	
 ﾠ
[-ﾭ‐1	
 ﾠ1	
 ﾠ0]	
 ﾠ V12	
 ﾠ icpp	
 ﾠ ibpp	
 ﾠ iapp	
 ﾠ
[-ﾭ‐1	
 ﾠ1	
 ﾠ1]	
 ﾠ V13	
 ﾠ 0	
 ﾠ ibpp+icpp	
 ﾠ iapp	
 ﾠ
[-ﾭ‐1	
 ﾠ0	
 ﾠ1]	
 ﾠ V14	
 ﾠ ibpp	
 ﾠ icpp	
 ﾠ iapp	
 ﾠ
[-ﾭ‐1	
 ﾠ-ﾭ‐1	
 ﾠ1]	
 ﾠ V15	
 ﾠ 0	
 ﾠ icpp	
 ﾠ iapp+ibpp	
 ﾠ
[0	
 ﾠ-ﾭ‐1	
 ﾠ1]	
 ﾠ V16	
 ﾠ iapp	
 ﾠ icpp	
 ﾠ ibpp	
 ﾠ
[1	
 ﾠ-ﾭ‐1	
 ﾠ1]	
 ﾠ V17	
 ﾠ 0	
 ﾠ iapp+icpp	
 ﾠ ibpp	
 ﾠ
[1	
 ﾠ-ﾭ‐1	
 ﾠ0]	
 ﾠ V18	
 ﾠ icpp	
 ﾠ iapp	
 ﾠ ibpp	
 ﾠPag. 86     
Tab. 11.1: Swiching state DC-link currents 
Finally, ic1pp= -ippp and ic2pp= inpp.  
 
 
 
 
Now only one block lacks, the reference extrapolation block iref. 
 
Fig. 11.8: iref block 
This block creates the reference current irefk1pp needed in the calculation on the quality 
function g. 
irefk1pp is a second order extrapolation on the value of the reference current generated in 
current reference abc block, using the equation: 
irefk1pp=3!irefkpp"3!irefkm1pp+irefkm2pp 
where irefkpp is the alfa-beta transformation of the the reference current in the sampling 
istant (k), irefkm1pp is the reference current in instant (k-1) and irefkm2pp in instant (k-2). 
Obviously, irefk1pp is referred to future instant (k+1). 
After  every  calculation  step  of  irefk1pp,  the  values  of  irefkm1pp  and  irefkm2pp  are 
reassigned in this way. 
irefkm2pp=irefkm1pp
irefkm1pp=irefkpp
 
Next figure shows how this has been realized. Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 87 
 
Fig. 11.9: Reference Current Extrapolation 
We are now ready for evaluating the 27 quality function, corresponding to equation (a.1), and 
this is realized from blocks Subsytem1, Vc11pp-Vc22pp and final stage of add, abs and 
multiplexers. The result are the 27 quality functions evaluate for every switching state. 
11.5.2.  S-Function Predictive Block 
This  block  only  takes  all  27  calculated  quality  functions,  and  evaluate  which  one  is  the 
smallest, so the best quality function, and pass to next block the corresponding switching 
state. 
 
Fig. 11.10: predictive block 
 
C code is now shown. Pag. 88     
 
 
#define S_FUNCTION_NAME predictive 
#define S_FUNCTION_LEVEL 2 
 
#include "simstruc.h" 
#include <math.h> 
#include <assert.h> 
#include <stdlib.h> 
 
 
/* I/O DEFINITION */ 
 
static void mdlInitializeSizes(SimStruct *S) 
{ 
  ssSetNumSFcnParams(S, 0); 
  if (ssGetNumSFcnParams(S) != ssGetSFcnParamsCount (S)) { 
    return; 
  } 
     
  /*5+8 INPUTS (irefkpp, ikpp, Vc1cpp, Vc2cpp, ekpp, constantes, irefkm1pp, 
irefkm2pp) */ 
  if (!ssSetNumInputPorts(S,27)) 
    return; 
   
  {    
        int_T i; 
    for (i=0; i<=26; i++) 
            {     
                ssSetInputPortWidth(S, i, 1);  
                ssSetInputPortDirectFeedThrough (S, i, 1); 
            }    
         
  } 
   
   
   
  /* 3+1 OUTPUTS (xpp, irefkm1pp, irefkm2pp, prueba)*/ 
    
  if (!ssSetNumOutputPorts(S, 2))  
    return;  
     
  {   
    ssSetOutputPortWidth(S,0,3); 
        /*pruebas*/ 
        ssSetOutputPortWidth(S,1,1); 
  }   
 
  ssSetNumSampleTimes(S, 1); 
  ssSetOptions(S, SS_OPTION_EXCEPTION_FREE_CODE |  
    SS_OPTION_USE_TLC_WITH_ACCELERATOR |SS_OPTION_PLACE_ASAP);  
}   
 
/* SAMPLING TIME INIT*/  
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  static void mdlInitializeSampleTimes(SimStruct *S)  
  { 
    ssSetSampleTime (S, 0, INHERITED_SAMPLE_TIME);  
    ssSetOffsetTime (S, 0, 0.0); 
  } 
     
/*MAIN FUNCTION*/ 
static void mdlOutputs (SimStruct *S, int_T tid)  
{ 
    int_T   xoppp, j; 
    /*real_T  goppp, gpp1, gpp2, gpp3, gpp4, gpp5, gpp6, gpp7, gpp8, gpp9, gpp10; 
    real_T  gpp11, gpp12, gpp13, gpp14, gpp15, gpp16, gpp17, gpp18, gpp19, gpp20; 
    real_T  gpp21, gpp22, gpp23, gpp24, gpp25, gpp26, gpp27; */       
    real_T  gpp[27]; 
    real_T  goppp; 
             
  int_T   estadospp[27][3]=  
  { 
    {0, 0, 0},{-1, -1, -1},{1, 1, 1},{1, 0, 0},{0, -1, -1},{1, 1, 0},{0, 0, -1}, 
    {0, 1, 0},{-1, 0, -1},{0, 1, 1},{-1, 0, 0},{0, 0, 1},{-1, -1, 0},{1, 0, 1}, 
    {0, -1, 0},{1, -1, -1},{1, 0, -1},{1, 1, -1},{0, 1, -1},{-1, 1, -1},{-1, 1, 0}, 
    {-1, 1, 1},{-1, 0, 1},{-1, -1, 1},{0, -1, 1},{1, -1, 1},{1, -1, 0} 
  }; 
   
     
     
  /* Data adquisition */ 
  InputRealPtrsType uPtrs0 = ssGetInputPortRealSignalPtrs(S, 0);   
  InputRealPtrsType uPtrs1 = ssGetInputPortRealSignalPtrs(S, 1); 
  InputRealPtrsType uPtrs2 = ssGetInputPortRealSignalPtrs(S, 2); 
  InputRealPtrsType uPtrs3 = ssGetInputPortRealSignalPtrs(S, 3); 
  InputRealPtrsType uPtrs4 = ssGetInputPortRealSignalPtrs(S, 4); 
  InputRealPtrsType uPtrs5 = ssGetInputPortRealSignalPtrs(S, 5); 
  InputRealPtrsType uPtrs6 = ssGetInputPortRealSignalPtrs(S, 6); 
  InputRealPtrsType uPtrs7 = ssGetInputPortRealSignalPtrs(S, 7); 
  InputRealPtrsType uPtrs8 = ssGetInputPortRealSignalPtrs(S, 8);   
  InputRealPtrsType uPtrs9 = ssGetInputPortRealSignalPtrs(S, 9);   
  InputRealPtrsType uPtrs10 = ssGetInputPortRealSignalPtrs(S, 10);   
  InputRealPtrsType uPtrs11 = ssGetInputPortRealSignalPtrs(S, 11); 
  InputRealPtrsType uPtrs12 = ssGetInputPortRealSignalPtrs(S, 12); 
  InputRealPtrsType uPtrs13 = ssGetInputPortRealSignalPtrs(S, 13); 
  InputRealPtrsType uPtrs14 = ssGetInputPortRealSignalPtrs(S, 14); 
      InputRealPtrsType uPtrs15 = ssGetInputPortRealSignalPtrs(S, 15); 
      InputRealPtrsType uPtrs16 = ssGetInputPortRealSignalPtrs(S, 16); 
      InputRealPtrsType uPtrs17 = ssGetInputPortRealSignalPtrs(S, 17); 
      InputRealPtrsType uPtrs18 = ssGetInputPortRealSignalPtrs(S, 18); 
      InputRealPtrsType uPtrs19 = ssGetInputPortRealSignalPtrs(S, 19); 
      InputRealPtrsType uPtrs20 = ssGetInputPortRealSignalPtrs(S, 20); 
      InputRealPtrsType uPtrs21 = ssGetInputPortRealSignalPtrs(S, 21); 
      InputRealPtrsType uPtrs22 = ssGetInputPortRealSignalPtrs(S, 22); 
      InputRealPtrsType uPtrs23 = ssGetInputPortRealSignalPtrs(S, 23); 
      InputRealPtrsType uPtrs24 = ssGetInputPortRealSignalPtrs(S, 24); 
      InputRealPtrsType uPtrs25 = ssGetInputPortRealSignalPtrs(S, 25); 
      InputRealPtrsType uPtrs26 = ssGetInputPortRealSignalPtrs(S, 26); 
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      /* output selection */ 
      real_T *y0 = ssGetOutputPortRealSignal(S,0);  
      real_T *y1 = ssGetOutputPortRealSignal(S,1); 
   
    gpp[0]=   *uPtrs0[0]; 
    gpp[1]=   *uPtrs1[0]; 
    gpp[2]=   *uPtrs2[0]; 
    gpp[3]=   *uPtrs3[0]; 
    gpp[4]=   *uPtrs4[0]; 
    gpp[5]=   *uPtrs5[0]; 
    gpp[6]=   *uPtrs6[0]; 
    gpp[7]=   *uPtrs7[0]; 
    gpp[8]=   *uPtrs8[0]; 
    gpp[9]=   *uPtrs9[0]; 
    gpp[10]=   *uPtrs10[0]; 
    gpp[11]=   *uPtrs11[0]; 
    gpp[12]=   *uPtrs12[0]; 
    gpp[13]=   *uPtrs13[0]; 
    gpp[14]=   *uPtrs14[0]; 
    gpp[15]=   *uPtrs15[0]; 
    gpp[16]=   *uPtrs16[0]; 
    gpp[17]=   *uPtrs17[0]; 
    gpp[18]=   *uPtrs18[0]; 
    gpp[19]=   *uPtrs19[0]; 
    gpp[20]=   *uPtrs20[0]; 
    gpp[21]=   *uPtrs21[0]; 
    gpp[22]=   *uPtrs22[0]; 
    gpp[23]=   *uPtrs23[0]; 
    gpp[24]=   *uPtrs24[0]; 
    gpp[25]=   *uPtrs25[0]; 
    gpp[26]=   *uPtrs26[0]; 
     
     
    goppp=1000; 
     
  for (j=0; j<=26; j++) 
        { 
            if (gpp[j]<goppp) 
            {  
                xoppp=j; 
                goppp=gpp[j]; 
            } 
             
        } 
    y0[0]=estadospp[xoppp][0]; 
    y0[1]=estadospp[xoppp][1]; 
    y0[2]=estadospp[xoppp][2]; 
    y1[0]=goppp;  
     
} 
 
static void mdlTerminate (SimStruct *S) 
{ 
} 
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#include "simulink.c"  
#else  
#include "cg_sfun.h"  
#endif         
All input quality functions are read, and the for cycle select the best one, saving a value only 
if is lower than the last. 
Every input is related to a different switching state saved in the array estadospp, and in case 
of selection is passed to the output like a 3 dimension vector. Is also available a second 
output that pass the value of the best quality function, for an eventually analysis.  
11.5.3.  Sx to Sxp & Sxn Block 
 
Fig. 11.11: Sx to Sxp & Sxn block 
This  block,  thanks  to  1-to-3  demultiplexer,  take  the  switching  state  codification,  and 
transforms it to the 6 values that after the trasmissio/triggered block receives and elaborates. 
Next figure shows how this block has been realized. Pag. 92     
 
Fig. 11.12: Sx to Sxp & Sxn block inside 
The functioning is really simple, and next true table shows it, where i ! a,b,c { }. 
 
Si	
 ﾠ Sip	
 ﾠ Sin	
 ﾠ
1	
 ﾠ 1	
 ﾠ 0	
 ﾠ
0	
 ﾠ 0	
 ﾠ 0	
 ﾠ
-ﾭ‐1	
 ﾠ 0	
 ﾠ 1	
 ﾠ
Tab. 11.2: True Table for block Sx to Sxp&Sxn 
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11.6.  Control on/off + Errors 
The  function  of  this  block  is  manage  the  commands  of  switch  on  and  switch  off  of  the 
converter, depending on the Control Desk user interface and on dSpace interruptions. 
The state of the button On/Off present in the Control Desk, is multiply for Function-Call Delay 
block outputs. These output have an initial value of 1 and change to 0 (switching off the 
converter)  if  one  Error  Interrupt  is  activated.  The  Transmission  Error  is  not  used  in  this 
project. 
Is necessary to reprogram the dSpace by the Control Desk interface if the converter has 
been switched off by interrupt activation.  
 
Fig. 11.13: Control in/off + errors block 
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11.7. PLL for network connection 
 
Fig. 11.14: PLL for network  synchronization 
This block generate the angle in all experimental tests with network connection. Allow to a 
perfect synchronization between the converter and the three-phase generator that simulate 
the connection with the network. 
 
 
No se puede mostrar la imagen. Puede que su equipo no tenga suﬁciente memoria para abrir la imagen o que ésta esté dañada. Reinicie el equipo y, a continuación, abra el archivo de nuevo. Si sigue apareciendo la x roja, puede que tenga que borrar la imagen e insertarla de nuevo.Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 95 
12. FPGA Programming 
The objective of this appendix is to explain how the control of the inverter has been realized 
by using the FPGA of UP2 Board from Altera. This is the responsible of final sending to IGBT 
drivers of control signals received from dSpace elaboration, using Digital Communication 
Board. 
For the programming, Maxplus II Baseline v.10.2 has been used, with students free license. 
Scope of the FPGA programming are: 
•  Insertion of the Blanking Time value rebut from the dSpace, useful to avoid short-
circuit in the IGBTs during level transitions.  
•  Generation  of  a  clock  signal  responsible  of  the  updating  of  converter  state  when 
necessary.  
•  Decoding of switching states received from the dSpace. 
 
12.1. Specifications 
Specifications that FPGA programming must comply are: 
•  Possibility of changing the Blanking Time Value. 
•  Realize of all possible switching state in the correct order and using the Blanking 
Time value. 
•  Connect IGBTs drivers errors to dSpace interrupts. 
 
12.2. Design 
Design has been realized with Maxplus II software. Now all block will be described, starting 
from a complete view of the system shows in next Figure. 
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12.2.1.  Delay Lectura Block 
This block add a delay between the activation of output Lectura and an Enviament rising 
egde. Waiting time is of 32 cycles of Clk_in, 25.125 MHz internal clock of FPGA (32/25.125 
Mhz = 1.27 µs).  
This delay create a reasonable time  for signals stabilization of data bus before the reading 
process, and also help to “clean” the Enviament signal. 
 
 
Fig. 12.2: Delay Lectura block 
 
	
 ﾠ
INPUT	
 ﾠ
Enviament	
 ﾠ
Control	
 ﾠsignal.	
 ﾠIndicates	
 ﾠpresence	
 ﾠof	
 ﾠnew	
 ﾠdata	
 ﾠin	
 ﾠthe	
 ﾠdigital	
 ﾠI/O	
 ﾠ
bus.	
 ﾠ
Clk_In	
 ﾠ Internal	
 ﾠClock	
 ﾠof	
 ﾠthe	
 ﾠFPGA	
 ﾠ
Tab. 12.1: Input signals 
 
	
 ﾠ
OUTPUT	
 ﾠ
Lectura	
 ﾠ Control	
 ﾠsignal.	
 ﾠIndicates	
 ﾠthat	
 ﾠnext	
 ﾠblock	
 ﾠcan	
 ﾠread	
 ﾠdata.	
 ﾠ
Tab. 12.2: Output signals 
This block is realized using various default blocks of Maxplus, like comparators and counters, 
and next figure shows the realization. Pag. 98     
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12.2.2.  Sep_var_dq Block 
This block function is multiplex data received from the dSpace through outputs ST and BT. 
Engegada signal selects the output channel, and on rising edge of Lectura signal, data are 
copied to outputs.  
 
Fig. 12.4: Sep_var_dq block 
	
 ﾠ
INPUT	
 ﾠ
Engegada	
 ﾠ
Sent	
 ﾠfrom	
 ﾠdSpace.	
 ﾠState	
 ﾠcon	
 ﾠconverter	
 ﾠsignal.	
 ﾠMultiplex	
 ﾠ
bit_0…bit_15	
 ﾠdata	
 ﾠto	
 ﾠSxy	
 ﾠif	
 ﾠis	
 ﾠon	
 ﾠor	
 ﾠto	
 ﾠST	
 ﾠand	
 ﾠBT	
 ﾠif	
 ﾠis	
 ﾠoff.	
 ﾠ
Lectura	
 ﾠ
Control	
 ﾠSinal.	
 ﾠActivate	
 ﾠcopy	
 ﾠof	
 ﾠinput	
 ﾠdata	
 ﾠto	
 ﾠoutput,	
 ﾠdepending	
 ﾠon	
 ﾠ
Engegada	
 ﾠsignal.	
 ﾠ
bit_0…bit_15	
 ﾠ Bytes	
 ﾠ2	
 ﾠand	
 ﾠ3	
 ﾠof	
 ﾠI/O	
 ﾠdigital	
 ﾠbus.(32bits,	
 ﾠ4	
 ﾠbytes)	
 ﾠ
Tab. 12.3: Input Signals 
	
 ﾠ
OUTPUT	
 ﾠ
ST[7…0]	
 ﾠ Frequency	
 ﾠof	
 ﾠClk_in	
 ﾠselector	
 ﾠ
BT[7…0]	
 ﾠ Multiply	
 ﾠfactor	
 ﾠof	
 ﾠClk_in	
 ﾠcycles	
 ﾠused	
 ﾠfor	
 ﾠBlanking	
 ﾠTime	
 ﾠ
Sa1,Sa2,Sb1,	
 ﾠ
Sb2,Sc1,Sc2	
 ﾠ
Indicate	
 ﾠconnections	
 ﾠbetween	
 ﾠphases	
 ﾠa,b,c	
 ﾠwith	
 ﾠp,n	
 ﾠlevels.	
 ﾠ
Connection	
 ﾠto	
 ﾠ0	
 ﾠlevel	
 ﾠis	
 ﾠdecode	
 ﾠin	
 ﾠCompleta_estat	
 ﾠblock	
 ﾠ
Error_trama	
 ﾠ
Alarm	
 ﾠsignal.	
 ﾠIs	
 ﾠactivated	
 ﾠwhen	
 ﾠSx1=1	
 ﾠand	
 ﾠSx2=1	
 ﾠare	
 ﾠdetected	
 ﾠin	
 ﾠ
one	
 ﾠphase,	
 ﾠon	
 ﾠinput	
 ﾠbits	
 ﾠ5…0	
 ﾠ	
 ﾠ
Tab. 12.4: Output signals Pag. 100     
Next true table can resume the functioning of the block. 
Eng.	
 ﾠ Lec.	
 ﾠ ST	
 ﾠ BT	
 ﾠ Sxy	
 ﾠ
0	
 ﾠ x	
 ﾠ old	
 ﾠST	
 ﾠ old	
 ﾠBT	
 ﾠ 1*	
 ﾠ
0	
 ﾠ ↑  bit	
 ﾠ8…15	
 ﾠ bit	
 ﾠ0…7	
 ﾠ 1*	
 ﾠ
1	
 ﾠ x	
 ﾠ old	
 ﾠST	
 ﾠ old	
 ﾠBT	
 ﾠ old	
 ﾠSxy	
 ﾠ
1	
 ﾠ ↑  old	
 ﾠST	
 ﾠ old	
 ﾠBT	
 ﾠ bit	
 ﾠ0…5	
 ﾠ
Tab. 12.5: True table for Sep_var_dq block. (* output =1 because Completa_estats can 
undestand that converter os switched off) 
 
	
 ﾠ	
 ﾠ ON	
 ﾠ OFF	
 ﾠ
bit_0	
 ﾠ San	
 ﾠ BT[1]	
 ﾠ
bit_1	
 ﾠ Sap	
 ﾠ BT[2]	
 ﾠ
bit_2	
 ﾠ Sbn	
 ﾠ BT[3]	
 ﾠ
bit_3	
 ﾠ Sbp	
 ﾠ BT[4]	
 ﾠ
bit_4	
 ﾠ Scn	
 ﾠ BT[5]	
 ﾠ
bit_5	
 ﾠ Scp	
 ﾠ BT[6]	
 ﾠ
bit_6	
 ﾠ -ﾭ‐	
 ﾠ BT[7]	
 ﾠ
bit_7	
 ﾠ -ﾭ‐	
 ﾠ BT[8]	
 ﾠ
bit_8	
 ﾠ -ﾭ‐	
 ﾠ ST[1]	
 ﾠ
bit_9	
 ﾠ -ﾭ‐	
 ﾠ ST[2]	
 ﾠ
bit_10	
 ﾠ -ﾭ‐	
 ﾠ ST[3]	
 ﾠ
bit_11	
 ﾠ -ﾭ‐	
 ﾠ ST[4]	
 ﾠ
bit_12	
 ﾠ -ﾭ‐	
 ﾠ ST[5]	
 ﾠ
bit_13	
 ﾠ -ﾭ‐	
 ﾠ ST[6]	
 ﾠ
bit_14	
 ﾠ -ﾭ‐	
 ﾠ ST[7]	
 ﾠ
bit_15	
 ﾠ -ﾭ‐	
 ﾠ ST[8]	
 ﾠ
Tab. 12.6: Data Bus content (bytes 2 and 3) when converter is ON and OFF  
Error_trama is an output signal activated when configuration Sx1=1 and Sx2=1 is present in 
the same moment than the converter is working. This create an error signal sent to a dSpace 
interrupt, forcing the converter switching off. Next table resume Error_tramavalue depending 
on input signals values. 
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Eng.	
 ﾠ Lec.	
 ﾠ Sx1	
 ﾠSx2	
 ﾠ Error_trama	
 ﾠ
0	
 ﾠ x	
 ﾠ x	
 ﾠ 0	
 ﾠ
0	
 ﾠ ↑	
 ﾠ x	
 ﾠ 0	
 ﾠ
1	
 ﾠ x	
 ﾠ x	
 ﾠ old	
 ﾠET	
 ﾠ
1	
 ﾠ ↑	
 ﾠ 1	
 ﾠ1	
 ﾠ 1	
 ﾠ
1	
 ﾠ ↑	
 ﾠ not	
 ﾠ(1	
 ﾠ1)	
 ﾠ 0	
 ﾠ
Tab. 12.7: Error_trama true table 
Next figure shows realization of this block. 
 
Fig. 12.5: Sep_var_dq block inside 
 
 
 
12.2.3.  Completa_Estats Block 
This block function is decoding phase state bits arriving from dSpace (two every phase) into 
four signals that indicate the state of 4 transistor of every branch. Pag. 102     
 
Fig. 12.6: Completa_estats block 
 
	
 ﾠ
INPUT	
 ﾠ
Sa1_in,	
 ﾠSa2_in,	
 ﾠ
Sb1_in,	
 ﾠSb2_in,	
 ﾠ
Sc1_in,	
 ﾠSc2_in	
 ﾠ
indicate	
 ﾠthe	
 ﾠvalue	
 ﾠof	
 ﾠevery	
 ﾠinput	
 ﾠto	
 ﾠp	
 ﾠor	
 ﾠn	
 ﾠlevel.	
 ﾠthese	
 ﾠinput	
 ﾠ
describe	
 ﾠto	
 ﾠwhich	
 ﾠlevel	
 ﾠis	
 ﾠconnected	
 ﾠevery	
 ﾠphase.	
 ﾠ
Tab. 12.8: Input Signals 
	
 ﾠ
OUTPUT	
 ﾠ
Sa[3…0],	
 ﾠ
Sb[3…0],	
 ﾠ
ca[3…0]	
 ﾠ
4	
 ﾠbits	
 ﾠsignals	
 ﾠthat	
 ﾠdescribe	
 ﾠthe	
 ﾠstate	
 ﾠof	
 ﾠconnection	
 ﾠof	
 ﾠevery	
 ﾠ
transistor	
 ﾠof	
 ﾠevery	
 ﾠbranch.	
 ﾠ
Tab. 12.9: Output signals 
Next table shows how the decoding is realized, and after fig. B.7. shows the internal design 
of the block. 
Sx1_in	
 ﾠ Sx2_in	
 ﾠ Sx3	
 ﾠ Sx2	
 ﾠ Sx1	
 ﾠ Sx0	
 ﾠ Phase	
 ﾠconnection	
 ﾠ
0	
 ﾠ 0	
 ﾠ 0	
 ﾠ 1	
 ﾠ 1	
 ﾠ 0	
 ﾠ O	
 ﾠ
0	
 ﾠ 1	
 ﾠ 1	
 ﾠ 1	
 ﾠ 0	
 ﾠ 0	
 ﾠ p	
 ﾠ
1	
 ﾠ 0	
 ﾠ 0	
 ﾠ 0	
 ﾠ 1	
 ﾠ 1	
 ﾠ n	
 ﾠ
1	
 ﾠ 1	
 ﾠ 0	
 ﾠ 0	
 ﾠ 0	
 ﾠ 0	
 ﾠ Everything	
 ﾠopen	
 ﾠ
Tab. 12.10: Decoding table 
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Fig. 12.7: Completa_estats block inside 
 
12.2.4.  Automat_trans_3f_onoff block 
This block is an automata that realized the transition between states, including the Blanking 
Time, for every IGBT.  
 
Fig. 12.8: Automat_trans Block Pag. 104     
The  automata,  programmed  in  VHDL,  is  formed  by  3  different  processes  that  shared  2 
signals. The elements of these 2 groups are: 
1.  Signals:  
-  e_actual: converter current state ∈ {P, O, N, T1, T2, BTe, Apagat} 
-  e_objectiu: goal state ∈ {P, O, N, Apagat} 
2.  Processes: 
-  Camí Transicions: automata where, depending on signal e_objectiu, the value 
of  e_actual  is  changed  in  every  falling  edge  of  Clk_IN.  In  this  way  correct 
transitions are realized, including the Blanking Time. 
-  Selecció Estat Objectiu: process that actualize, in every falling edge of Clk_ST, 
the value of e_objectiu depending on inputs (Sa[3..0], Sb[3..0], Sc[3..0]). 
Now the VHDL is shown. 
 
LIBRARY ieee; 
-- 
-- Import all the declarations in a package 
USE ieee.std_logic_1164.all; 
--USE ieee.std_logic_unsigned.ALL; 
--USE ieee.std_logic_arith.all; 
-- 
-- ENTITY 
ENTITY automat_trans_1f_OnOff is 
--   
  PORT 
  ( 
    Sx    : IN STD_LOGIC_VECTOR(3 downto 0); 
    clk_IN    : IN STD_LOGIC; 
    clk_ST   : IN STD_LOGIC; 
    BT    : IN INTEGER RANGE 255 downto 0;       
    S1_out, S2_out, S3_out, S4_out  : OUT STD_LOGIC 
  ); 
END automat_trans_1f_OnOff; 
 
 
ARCHITECTURE funcional of automat_trans_1f_OnOff is 
 
TYPE  estats   IS (Apagat,P,O,N,T1,T2,BTs); 
SIGNAL  e_objectiu   : estats := Apagat; 
SIGNAL  e_actual   : estats := Apagat; 
SIGNAL  e_obj_anterior : estats := Apagat; 
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BEGIN 
 
sel_e_objectiu : PROCESS (clk_ST) 
BEGIN 
 
IF falling_edge(clk_ST) THEN 
 
  e_obj_anterior <= e_objectiu;  
 
  CASE Sx IS  
  WHEN "1100" => e_objectiu <= N; 
  WHEN "0110" => e_objectiu <= O; 
  WHEN "0011" => e_objectiu <= P; 
  WHEN "0000" => e_objectiu <= Apagat; 
  WHEN OTHERS => e_objectiu <= e_obj_anterior; 
  END CASE; 
END IF; 
 
END PROCESS sel_e_objectiu; 
 
camins_transicions : PROCESS (clk_IN) 
VARIABLE Sx_out       : STD_LOGIC_VECTOR(3 downto 0); 
VARIABLE PN_flag1      : INTEGER; 
VARIABLE PN_flag2      : INTEGER; 
VARIABLE bt_count       : INTEGER RANGE 255 downto 0; 
VARIABLE bt_count_state   : STD_LOGIC := '0'; 
BEGIN 
 
IF (falling_edge(clk_IN)) THEN 
 
    IF e_objectiu = Apagat THEN 
     
    Sx_out := "0000"; 
    CASE e_objectiu IS 
    WHEN O|P  => e_actual <= T1; 
    WHEN N    => e_actual <= T2; 
    WHEN OTHERS  => e_actual <= Apagat; 
    END CASE; 
 
  ELSE 
   
    CASE e_actual IS 
 
    WHEN Apagat => 
      Sx_out := "0000"; 
      CASE e_objectiu IS 
      WHEN O|P    =>   e_actual <= T1; 
      WHEN N    =>   e_actual <= T2; 
      WHEN OTHERS  =>   e_actual <= Apagat; 
      END CASE; 
     
    WHEN P => 
      Sx_out := "1100"; 
      CASE e_objectiu IS 
      WHEN O   =>   e_actual <= T1; 
      WHEN N   =>   PN_flag1 := 1; Pag. 106     
            PN_flag2 := 1; 
            e_actual <= T1; 
             
      WHEN OTHERS =>   e_actual <= P; 
      END CASE; 
       
    WHEN T1 =>  
      Sx_out := "0100"; 
      e_actual <= BTs; 
     
    WHEN O => 
      Sx_out := "0110"; 
      IF (PN_flag2 = 1) THEN 
        e_actual <= BTs; 
      ELSE 
        CASE e_objectiu IS 
        WHEN P   =>   e_actual <= T1; 
        WHEN N   =>   e_actual <= T2; 
        WHEN OTHERS =>   e_actual <= O; 
        END CASE; 
      END IF; 
       
    WHEN T2 => 
      Sx_out := "0010"; 
      e_actual <= BTs; 
   
    WHEN N => 
      Sx_out := "0011"; 
      CASE e_objectiu IS 
      WHEN P =>     PN_flag1 := 1; 
            PN_flag2 := 1; 
            e_actual <= T2; 
           
      WHEN O => e_actual <= T2; 
      WHEN OTHERS => e_actual <= N;     
      END CASE; 
     
    WHEN BTs => 
       
      IF (bt_count < BT) THEN 
        bt_count := bt_count + 1; 
      ELSE  
        bt_count := 0; 
         
        IF (PN_flag1 = 1) THEN 
          e_actual <= O; 
          PN_flag1 := 0; 
        ELSIF (PN_flag2 = 1) THEN 
         
          IF (e_objectiu = P) THEN e_actual <= T1; 
          ELSIF (e_objectiu = N) THEN e_actual <= T2; 
          END IF; 
        PN_flag2 := 0; 
           
        ELSIF (e_objectiu = P) THEN 
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        ELSIF (e_objectiu = O) THEN 
            e_actual <= O; 
         
        ELSIF (e_objectiu = N) THEN 
            e_actual <= N; 
        END IF; 
         
      END IF;  
       
    END CASE; 
 
  END IF; 
 
END IF; 
 
S1_out <= Sx_out(3);  -- S1 
S2_out <= Sx_out(2);  -- S22 
S3_out <= Sx_out(1);  -- S11 
S4_out <= Sx_out(0);  -- S2 
 
END PROCESS camins_transicions; 
 
END funcional; 
 
 
To explain how it works some graphics can help. Pag. 108     
12.3. Camí Transicions Process 
 
Fig. 12.9: Camí Transicions process 
The circles represent states of the variable e_actual, and bits of Sx_out. 
Transactions  occur  when  the  conditions  indicated  on  the  arrows  are  respected.  The 
conditions may depend only by the variable e_objectiu (yellow background), the variable 
e_objectiu and the activation of the flags PN_flag1 and PN_flag2 (green background), or, in 
the case of the state BTs, the state of the variable bt_count. 
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12.4. Selecció Estat Objectiu Process 
 
Fig. 12.10: Selecció Estat Objectiu Process 
This process sets the value of the signal e_obj based on the input  Sx[3 .. 0]. As shown in the 
diagram, refreshment of e_obj occurs each falling edge of Clk_ST. 
Every e_obj updated with a different state respect to previous, process Camí Transicions 
begin the path to the goal state (e_obj), on the falling edge of Clk_IN immediately after. 
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12.5. Signals assignation to FPGA  
FPGA Name  FPGA Pin  Signal 
bytes 
“bits_32” 
dSpace 
Signal 
Inputs             
Engegada  129  Engegada  byte 4.6 (64)  IO30 
Enviament  131  Enviament  byte 4.4 (16)  IO28 
bit_0  138  San - BT[0] 
byte 3 
IO16 
bit_1  149  Sap - BT[1]  IO17 
bit_2  137  Sbn - BT[2]  IO18 
bit_3  151  Sbp - BT[3]  IO19 
bit_4  136  Scn - BT[4]  IO20 
bit_5  152  Scp - BT[5]  IO21 
bit_6  134  BT[6]  IO22 
bit_7  153  BT[7]  IO23 
bit_8  143  ST[0] 
byte 2 
IO8 
bit_9  119  ST[1]  IO9 
bit_10  142  ST[2]  IO10 
bit_11  118  ST[3]  IO11 
bit_12  141  ST[4]  IO12 
bit_13  117  ST[5]  IO13 
bit_14  139  ST[6]  IO14 
bit_15  116  ST[7]  IO15 
errora1  229  errora1     - 
errora2  101  errora2     - 
errora3  84  errora3     - 
errora4  86  errora4     - 
errorb1  87  errorb1     - 
errorb2  88  errorb2     - 
errorb3  94  errorb3     - 
errorb4  95  errorb4     - 
errorc1  97  errorc1     - 
errorc2  98  errorc2     - 
errorc3  99  errorc3     - 
errorc4  100  errorc4     - 
Tab. 12.11: Input Pin Assignment 
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FPGA Name  FPGA Pin  Signal 
bytes 
“bits_32” 
dSpace 
Signal 
Outputs     Outputs       
clk_ST_out  148  clk_ST  byte 1.0  IO0 
Sa1  64  Sa1     - 
Sa2  67  Sa2     - 
Sa3  65  Sa3     - 
Sa4  66  Sa4     - 
Sb1  56  Sb1     - 
Sb2  62  Sb2     - 
Sb3  61  Sb3     - 
Sb4  63  Sb4     - 
Sc1  51  Sc1     - 
Sc2  55  Sc2     - 
Sc3  53  Sc3     - 
Sc4  54  Sc4     - 
error_trans  161  error_trans     INT2 
clk_ST_int  162  clk_ST     INT3 
error_drivers  163  error_drivers     INT4 
Tab. 12.12: Output Pin Assignment 
12.6. FPGA test 
Now  the  functioning  of  the  FPGA  programming  is  show.  For  obtaining  the  result,  an 
oscilloscope has been connected directly to the corresponding outputs of the FPGA, 4 pins 
that connect the FPGA to IGBT drivers. These 4 signals are connected to a … oscilloscope 
with digital state function, that allow to see the transitions of the IGBTs. 
Also the enviament signal is connected to the oscilloscope, because this signal has been 
used like trigger signal. When the oscilloscope in “single condition” running read a change of 
level in the enviament signal, makes a read of all 4 signals.  
The control of the system has been realized with a special Simulink program and a Control 
Desk user interface dedicated. Al possible transition are tested.  
Next Simulink diagram, Control Desk interface and all the results are shown. 
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Fig. 12.11: Test Salida Simulink diagram. Signal Sax, Sbx, Scx and envía are 
connected to related button in the Control Desk interface. 
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In next fig channel 1 (on the top) in Envia signal, and on he bottom we have from P to N 4 
IGBT driver’s signals of one branch, respectively of S1, S22, S11 and S2 of fig. 4.4 of the 
memory of this project. 
 
Fig. 12.12: P to N transition with Blanking Time= 1 µs 
 
Fig. 12.13: N to P transition with Blanking time = 1 µs Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 115 
13. Control Desk 
For real time monitoring of the converter functioning and have the possibility of changing 
parameters, a Control Desk user interface has been created. Next figure shows the aspect of 
this  realization.  Elements  that  form  a  part  of  the  system  are  directly  linked  to  Simulink 
constants executed in the dSpace like discussed in appendix B. 
 
Fig. 13.1: ControlDesk User interface 
 
No se puede mostrar la imagen. Puede que su equipo no tenga suﬁciente memoria para abrir la imagen o que ésta esté dañada. Reinicie el equipo y, a continuación, abra el archivo de nuevo. Si sigue apareciendo la x roja, puede que tenga que borrar la imagen e insertarla de nuevo.Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 117 
14. Simulink Simulation Model 
Different Simulink models have been created for the realization of simulations of the system. 
These were necessary for test the functioning before than run the program directly in the real 
converter, to avoid the malfunctioning and possible damaging of the laboratory instruments. 
The goal was to obtain similar values to measured in the inverter, allow to a later analysis of 
anomalies in experimental tests. 
14.1. Model 
Next figure shows Simulink diagram of simulation’s model. 
 
Fig. 14.1: Simulation Model 
Predictive Control block is the same than the experimental diagram, with the only difference 
of a Sample Time Simulink block in every input and every output. These are necessary to 
synchronize the reading and elaboration of all the signals, that now are sampled every 100 
µs. 
The block that realizes the analysis of measured values in the inverter is no longer present, 
due to the realization of the load model, NPC+L+RL+grid block. Pag. 118     
 
Fig. 14.2: NPC+L+RL+grid block 
The internal of this block is shown in next figure. 
 
Fig. 14.3: NPC+L+RL+grid block inside for R load simulation 
This model simulate the condition of the system connected to a R Load of 16 Ω in every 
phase. This is realized from blocks present in next image. Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 119 
 
Fig. 14.4: R load simulation block 
This system takes values of ia , ib , ic and multiply these for a gain of 16, obtaining the 2 
voltages of every branch. 
Also model of the R+RL filter and DC link are present, with values like described in cap.7 of 
the memory of this project. 
Next figure shows model for the simulation with network load. 
 
Fig. 14.5: NPC+L+RL+grid block inside for network load simulation 
And next figure shows the system used for the network load. Pag. 120     
 
Fig. 14.6: Network Load model 
Red block create a 3-phase currents system directly connected to the vsabc output. Values 
of amplitude and phase are described in cap. 7 of the memory of this project. 
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15. Economic Study 
This  Appendix  shows  a  summary  of  the  economic  expenses  related  to  this  project. 
Depending  on  the  nature  and  tasks  performed,  these  costs  can  be  classified  into  the 
following concepts: 
•  Human resources 
•  Equipment cushioning 
•  Various expenses 
Material costs are not considered, since for this project were not made specific purchases. 
Next sections described the contents of every category. 
15.1. Human resources 
Under the concept of human resources, the work done by the team of people who has had a 
role in this project is considered. This team is composed of a group of senior engineers and a 
junior engineer, performing the following tasks:  
•  Senior  engineers:  formed  by  project  managers,  are  responsible  for  the  project 
management, recommending appropriate lines of work. 
•  Junior Engineer: person who develops the project, responsible for technical and 
administrative tasks. 
The cost related to human resources is shown in next table. 
CONCEPT	
 ﾠ Necessary	
 ﾠHours	
 ﾠ Hour	
 ﾠCost	
 ﾠ Total	
 ﾠCost	
 ﾠ
Senior	
 ﾠEngineer	
 ﾠ 300	
 ﾠhours	
 ﾠ 	
 ﾠ60	
 ﾠeuros/h	
 ﾠ	
 ﾠ 18000	
 ﾠeuros	
 ﾠ
Junior	
 ﾠEngineer	
 ﾠ 1280	
 ﾠhours	
 ﾠ 20	
 ﾠeuros/h	
 ﾠ 25600	
 ﾠeuros	
 ﾠ
Tab. 15.1: Human Resources Cost 
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15.2. Equipment Cushioning 
In  this  section  we  have  considered  the  costs  of  depreciation  of  equipment  and  software 
necessary to carry out the project. The repayment model is linear and is based on hours of 
use of each component. 
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Tab. 15.3: Software Cushioning 
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15.3. Various Expenses 
An added cost of 19% (rate apply by UPC to his projects) in considered on the sum of total 
costs, like electricity and water wastes during project’s realization period.  
So, total cost for various expense srise up to 8506,3 €. 
15.4. Total Cost of the Project 
The sum of all costs give us the total cost of this project. 
CONCEPT	
 ﾠ COST	
 ﾠ
Human	
 ﾠResources	
 ﾠ €	
 ﾠ43.600,00	
 ﾠ
Equipment	
 ﾠCushioning	
 ﾠ €	
 ﾠ1.170,00	
 ﾠ
Various	
 ﾠExpenses	
 ﾠ € 8.506,30 
TOTAL	
 ﾠ €	
 ﾠ53.276,30	
 ﾠ
Tab. 15.4: Total cost of the Project Application of predictive control to a three-phase NPC converter: from simulation to a real platform  Pag. 125 
16. Environmental Study 
Environmental impact of this project is practically zero, because is composed from theoretical 
studies and a laboratory tests without any kind of emission. 
We can consider like environmental impact the fact that the equipment used have a lifetime, 
and in the end of this life need to be recycled. 
Is also possible to evaluate CO2 emissions due to the use of energy for the supply of all the 
equipment  during  tests.  The  way  of  energy  creation  can  modify  the  amount  of  CO2 
generated, so renewable energy creates less waste than a fossil station. 
For sure the material in this project can help the environment, because of the suitability in 
wind power generation plants, which generate electricity by a renewable way, reducing the 
level of environmental pollution. 
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17. Equipment Data Sheets 
This Appendix shows data sheets of components used in this project. 
17.1. Artesyn Technology NPL 65 Supply Board 
17.2. dSpace 1103 Board 
17.3. Altera EPF10K70 FPGA 
17.4. Semikron SKM100 IGBT 
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17.2. dSpace 1103 Board 
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17.3. Altera EPF10K70 FPGA 
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17.4. Semikron SKM 100 IGBT 
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17.5. Semikron SKHI 10 Drivers 
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